

### **Part II** Addition / Subtraction

Parts	Chapters
I. Number Representation	<ol> <li>Numbers and Arithmetic</li> <li>Representing Signed Numbers</li> <li>Redundant Number Systems</li> <li>Residue Number Systems</li> </ol>
II. Addition / Subtraction	<ol> <li>5. Basic Addition and Counting</li> <li>6. Carry-Lookahead Adders</li> <li>7. Variations in Fast Adders</li> <li>8. Multioperand Addition</li> </ol>
III. Multiplication	<ol> <li>Basic Multiplication Schemes</li> <li>High-Radix Multipliers</li> <li>Tree and Array Multipliers</li> <li>Variations in Multipliers</li> </ol>
IV. Division	<ol> <li>Basic Division Schemes</li> <li>High-Radix Dividers</li> <li>Variations in Dividers</li> <li>Division by Convergence</li> </ol>
V. Real Arithmetic	<ol> <li>Floating-Point Reperesentations</li> <li>Floating-Point Operations</li> <li>Errors and Error Control</li> <li>Precise and Certifiable Arithmetic</li> </ol>
VI. Function Evaluation	<ol> <li>Square-Rooting Methods</li> <li>The CORDIC Algorithms</li> <li>Variations in Function Evaluation</li> <li>Arithmetic by Table Lookup</li> </ol>
VII. Implementation Topics	<ol> <li>High-Throughput Arithmetic</li> <li>Low-Power Arithmetic</li> <li>Fault-Tolerant Arithmetic</li> <li>Reconfigurable Arithmetic</li> </ol>

Appendix: Past, Present, and Future

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## **About This Presentation**

This presentation is intended to support the use of the textbook *Computer Arithmetic: Algorithms and Hardware Designs* (Oxford U. Press, 2nd ed., 2010, ISBN 978-0-19-532848-6). It is updated regularly by the author as part of his teaching of the graduate course ECE 252B, Computer Arithmetic, at the University of California, Santa Barbara. Instructors can use these slides freely in classroom teaching and for other educational purposes. Unauthorized uses are strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised	Revised
First	Jan. 2000	Sep. 2001	Sep. 2003	Oct. 2005	Apr. 2007
		Apr. 2008	Apr. 2009		
Second	Apr. 2010	Mar. 2011	Apr. 2012	Apr. 2015	Apr. 2020





Computer Arithmetic, Addition/Subtraction



# II Addition/Subtraction

Review addition schemes and various speedup methods

- Addition is a key op (in itself, and as a building block)
- Subtraction = negation + addition
- Carry propagation speedup: lookahead, skip, select, ...
- Two-operand versus multioperand addition









Computer Arithmetic, Addition/Subtraction



Slide 4

Apr. 2020



## 5 Basic Addition and Counting

#### **Chapter Goals**

Study the design of ripple-carry adders, discuss why their latency is unacceptable, and set the foundation for faster adders

#### **Chapter Highlights**

Full adders are versatile building blocks Longest carry chain on average: log<sub>2</sub>*k* bits Fast asynchronous adders are simple Counting is relatively easy to speed up Key part of a fast adder is its carry network





Computer Arithmetic, Addition/Subtraction



## **Basic Addition and Counting: Topics**

# **Topics in This Chapter** 5.1 Bit-Serial and Ripple-Carry Adders 5.2 Conditions and Exceptions 5.3 Analysis of Carry Propagation 5.4 Carry Completion Detection 5.5 Addition of a Constant 5.6 Manchester Carry Chains and Adders



Computer Arithmetic, Addition/Subtraction



## 5.1 Bit-Serial and Ripple-Carry Adders



Half-adder (HA): Truth table and block diagram

	Inputs		Outp	outs	
X	Y	C in	C out	S	X V
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	••
1	1	0	1	0	$\checkmark$
1	1	1	1	1	S

#### Full-adder (FA): Truth table and block diagram





Computer Arithmetic, Addition/Subtraction



### Half-Adder Implementations



## **Full-Adder Implementations**



(c) Suitable for CMOS realization.

Computer Arithmetic, Addition/Subtraction



Slide 9

Apr. 2020



### **Full-Adder Implementations**



Fig. 5.2 (alternate version) Possible designs for a full-adder in terms of half-adders, logic gates, and CMOS transmission gates.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Some Full-Adder Details





(a) CMOS transmission gate: circuit and symbol

(majority function)



(b) Two-input mux built of two transmission gates

CMOS transmission gate and its use in a 2-to-1 mux.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Full-Adder Realization with Majority Gates

Majority-based logic equations for a full-adder:

 $s = maj(maj(x, y, c_{in'}), c_{in}, c_{out'})$ 

 $c_{\text{out}} = \text{maj}(x, y, c_{\text{in}})$ 

(odd parity function)

(majority function)

Majority gates can be used as AND and OR:

```
ab = maj(a, b, 0)
```

$$a \lor b = maj(a, b, 1)$$

Using majority gates in the above partiallyutilized form is inefficient



Full-adder built of three fully-utilized majority elements.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Simple Adders Built of Full-Adders



### VLSI Layout of a Ripple-Carry Adder



# Fig. 5.4 The layout of a 4-bit ripple-carry adder in CMOS implementation [Puck94].





Computer Arithmetic, Addition/Subtraction





### Critical Path Through a Ripple-Carry Adder

 $T_{\text{ripple-add}} = T_{\text{FA}}(x, y \rightarrow c_{\text{out}}) + (k-2) \times T_{\text{FA}}(c_{\text{in}} \rightarrow c_{\text{out}}) + T_{\text{FA}}(c_{\text{in}} \rightarrow s)$ 



Fig. 5.5 Critical path in a *k*-bit ripple-carry adder.



Computer Arithmetic, Addition/Subtraction



### **Binary Adders as Versatile Building Blocks**

Set one input to 0: Set one input to 1: Set one input to 0 and another to 1:



```
c_{\rm out} = OR of other inputs
```







Fig. 5.6 Four-bit binary adder used to realize the logic function  $f = w \lor xyz$  and its complement.

Apr. 2020



Computer Arithmetic, Addition/Subtraction





Apr. 2020

## Saturating Adders

#### Saturating (saturation) arithmetic:

When a result's magnitude is too large, do not wrap around; rather, provide the most positive or the most negative value that is representable in the number format

**Example** – In 8-bit 2's-complement format, we have: 120 + 26  $\rightarrow$  18 (wraparound); 120 +<sub>sat</sub> 26  $\rightarrow$  127 (saturating)

#### Saturating arithmetic in desirable in many DSP applications



Apr. 2020

## 5.3 Analysis of Carry Propagation



## Using Probability to Analyze Carry Propagation

Given binary numbers with random bits, for each position *i* we have

Probability of carry generation	=	1⁄4	(both 1s)
Probability of carry annihilation	=	1⁄4	(both 0s)
Probability of carry propagation	=	1/2	(different)

Probability that carry generated at position *i* propagates through position j - 1 and stops at position j (j > i)

 $2^{-(j-1-i)} \times 1/2 = 2^{-(j-i)}$ 

Expected length of the carry chain that starts at position *i* 

 $2 - 2^{-(k-i-1)}$ 

Average length of the longest carry chain in *k*-bit addition is strictly less than  $\log_2 k$ ; it is  $\log_2(1.25k)$  per experimental results

**Analogy:** Expected number when rolling one die is 3.5; if one rolls many dice, the expected value of the largest number shown grows

Apr. 2020



Computer Arithmetic, Addition/Subtraction





## 5.5 Addition of a Constant: Counters



Fig. 5.10 An up (down) counter built of a register, an incrementer (decrementer), and a multiplexer.





Computer Arithmetic, Addition/Subtraction



## Implementing a Simple Up Counter



(Fm arch text) Ripple-carry incrementer for use in an up counter.



Fig. 5.11 Four-bit asynchronous up counter built only of negative-edge-triggered T flip-flops.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Faster and Constant-Time Counters

Any fast adder design can be specialized and optimized to yield a fast counter (carry-lookahead, carry-skip, etc.)

One can use redundant representation to build a constant-time counter, but a conversion penalty must be paid during read-out



## 5.6 Manchester Carry Chains and Adders

Sum digit in radix <i>r</i>	<i>s</i> <sub>i</sub> =	$(x_i + y_i + c_i) \mod r$
Special case of radix 2	s <sub>i</sub> =	$x_i \oplus y_i \oplus c_i$

Computing the carries  $c_i$  is thus our central problem For this, the actual operand digits are not important What matters is whether in a given position a carry is

*generated*, *propagated*, or *annihilated* (*absorbed*) For binary addition:

 $g_i = x_i y_i$   $p_i = x_i \oplus y_i$   $a_i = x_i' y_i' = (x_i \lor y_i)'$ It is also helpful to define a *transfer* signal:

$$t_i = g_i \lor p_i = a_i' = x_i \lor y_i$$

Using these signals, the *carry recurrence* is written as

$$c_{i+1} = g_i \lor c_i p_i = g_i \lor c_i g_i \lor c_i p_i = g_i \lor c_i t_i$$

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Manchester Carry Network

The worst-case delay of a Manchester carry chain has three components:

 $V_{DD}$ 

- 1. Latency of forming the switch control signals
- 2. Set-up time for switches
- 3. Signal propagation delay through *k* switches



## Details of a 5-Bit Manchester Carry Network

Dynamic logic, with 2-phase operation Clock low: Precharge ( $c_i = 0$ ) Clock high: Pull-down (if  $g_i = 1$ )

The transistors must be sized appropriately for maximum speed

Smaller transistors

Larger transistors



## Carry Network is the Essence of a Fast Adder



Fig. 5.14 Generic structure of a binary adder, highlighting its carry network.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### **Ripple-Carry Adder Revisited**

The carry recurrence:  $c_{i+1} = g_i \lor p_i c_i$ 

Latency of *k*-bit adder is roughly 2*k* gate delays:

1 gate delay for production of p and g signals, plus 2(k-1) gate delays for carry propagation, plus 1 XOR gate delay for generation of the sum bits



Fig. 5.15 Alternate view of a ripple-carry network in connection with the generic adder structure shown in Fig. 5.14.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### The Complete Design of a Ripple-Carry Adder



Fig. 5.15 (ripple-carry network) superimposed on Fig. 5.14 (generic adder).



Computer Arithmetic, Addition/Subtraction



## 6 Carry-Lookahead Adders

#### **Chapter Goals**

Understand the carry-lookahead method and its many variations used in the design of fast adders

#### **Chapter Highlights**

Single- and multilevel carry lookahead Various designs for log-time adders Relating the carry determination problem to parallel prefix computation Implementing fast adders in VLSI





Computer Arithmetic, Addition/Subtraction



## Carry-Lookahead Adders: Topics

#### **Topics in This Chapter**

- 6.1 Unrolling the Carry Recurrence
- 6.2 Carry-Lookahead Adder Design
- 6.3 Ling Adder and Related Designs
- 6.4 Carry Determination as Prefix Computation
- 6.5 Alternative Parallel Prefix Networks
- 6.6 VLSI Implementation Aspects





## 6.1 Unrolling the Carry Recurrence

Recall the generate, propagate, annihilate (absorb), and transfer signals:

<u>Signal</u>	<u>Radix <i>r</i></u>	<u>Binary</u>
$g_i$	is 1 iff $x_i + y_i \ge r$	x <sub>i</sub> y <sub>i</sub>
$p_i$	is 1 iff $x_i + y_i = r - 1$	$x_i \oplus y_i$
$a_i$	is 1 iff <i>x<sub>i</sub></i> + <i>y<sub>i</sub></i> < <i>r</i> − 1	$\mathbf{x}_i'\mathbf{y}_i' = (\mathbf{x}_i \lor \mathbf{y}_i)'$
$t_i$	is 1 iff $x_i + y_i \ge r - 1$	$X_i \lor Y_i$
S <sub>i</sub>	$(x_i + y_i + c_i) \mod r$	$x_i \oplus y_i \oplus c_i$

The carry recurrence can be unrolled to obtain each carry signal directly from inputs, rather than through propagation

$$C_{i} = g_{i-1} \lor C_{i-1} p_{i-1}$$

$$= g_{i-1} \lor (g_{i-2} \lor c_{i-2} p_{i-2}) p_{i-1}$$

$$= g_{i-1} \lor g_{i-2} p_{i-1} \lor c_{i-2} p_{i-2} p_{i-1}$$

$$= g_{i-1} \lor g_{i-2} p_{i-1} \lor g_{i-3} p_{i-2} p_{i-1} \lor c_{i-3} p_{i-3} p_{i-2} p_{i-1}$$

$$= g_{i-1} \lor g_{i-2} p_{i-1} \lor g_{i-3} p_{i-2} p_{i-1} \lor g_{i-3} p_{i-2} p_{i-1}$$

$$= g_{i-1} \lor g_{i-2} p_{i-1} \lor g_{i-3} p_{i-2} p_{i-1} \lor g_{i-4} p_{i-3} p_{i-2} p_{i-1}$$

$$= \dots$$



Computer Arithmetic, Addition/Subtraction



## Full Carry Lookahead



Theoretically, it is possible to derive each sum digit directly from the inputs that affect it

Carry-lookahead adder design is simply a way of reducing the complexity of this ideal, but impractical, arrangement by hardware sharing among the various lookahead circuits

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Four-Bit Carry-Lookahead Adder $c_4$ Complexity **p**<sub>3</sub> reduced by g3 deriving the carry-out indirectly $c_3$ **p**<sub>2</sub> $g_2$ Full carry lookahead is quite practical for a 4-bit adder $\mathbf{p}_1$ $c_1 = g_0 \lor c_0 p_0$ $g_1$ $c_2 = g_1 \lor g_0 p_1 \lor c_0 p_0 p_1$ $p_0$ $c_3 = g_2 \lor g_1 p_2 \lor g_0 p_1 p_2 \lor c_0 p_0 p_1 p_2$ $g_0$ $c_4 = g_3 \lor g_2 p_3 \lor g_1 p_2 p_3 \lor g_0 p_1 p_2 p_3$ $c_0$ $\vee c_0 p_0 p_1 p_2 p_3$ Fig. 6.1 Four-bit carry network with full lookahead.



Computer Arithmetic, Addition/Subtraction


#### Carry Lookahead Beyond 4 Bits



#### Two Solutions to the Fan-in Problem

High-radix addition (i.e., radix  $2^h$ )

Increases the latency for generating g and p signals and sum digits, but simplifies the carry network (optimal radix?)

Multilevel lookahead

Example: 16-bit addition

Radix-16 (four digits)

Two-level carry lookahead (four 4-bit blocks)

Either way, the carries  $c_4$ ,  $c_8$ , and  $c_{12}$  are determined first





Computer Arithmetic, Addition/Subtraction



## 6.2 Carry-Lookahead Adder Design

Block generate and propagate signals

$$g_{[i,i+3]} = g_{i+3} \lor g_{i+2} p_{i+3} \lor g_{i+1} p_{i+2} p_{i+3} \lor g_i p_{i+1} p_{i+2} p_{i+3}$$
$$p_{[i,i+3]} = p_i p_{i+1} p_{i+2} p_{i+3}$$



Fig. 6.2b Schematic diagram of a 4-bit lookahead carry generator.

Apr. 2020



Computer Arithmetic, Addition/Subtraction





## Combining Block g and p Signals



Block *generate* and *propagate* signals can be combined in the same way as bit *g* and *p* signals to form *g* and *p* signals for wider blocks

Fig. 6.3 Combining of *g* and *p* signals of four (contiguous or overlapping) blocks of arbitrary widths into the *g* and *p* signals for the overall block  $[i_0, j_3]$ .





Computer Arithmetic, Addition/Subtraction



#### A Two-Level Carry-Lookahead Adder



#### Latency of a Multilevel Carry-Lookahead Adder

Latency through the 16-bit CLA adder consists of finding:

g and p for individual bit positions g and p signals for 4-bit blocks Block carry-in signals  $c_4$ ,  $c_8$ , and  $c_{12}$ Internal carries within 4-bit blocks Sum bits

1 gate level 2 gate levels 2 gate levels 2 gate levels 2 gate levels

Total latency for the 16-bit adder

9 gate levels

(compare to 32 gate levels for a 16-bit ripple-carry adder)

Each additional lookahead level adds 4 gate levels of latency

Latency for *k*-bit CLA adder:

 $T_{\text{lookahead-add}} = 4 \log_4 k + 1 \text{ gate levels}$ 





Computer Arithmetic, Addition/Subtraction



# 6.3 Ling Adder and Related Designs

Consider the carry recurrence and its unrolling by 4 steps:

 $c_{i} = g_{i-1} \lor c_{i-1} t_{i-1} \\= g_{i-1} \lor g_{i-2} t_{i-1} \lor g_{i-3} t_{i-2} t_{i-1} \lor g_{i-4} t_{i-3} t_{i-2} t_{i-1} \lor c_{i-4} t_{i-4} t_{i-3} t_{i-2} t_{i-1}$ 

Ling's modification: Propagate  $h_i = c_i \lor c_{i-1}$  instead of  $c_i$  $h_i = g_{i-1} \lor h_{i-1} t_{i-2}$  $= g_{i-1} \lor g_{i-2} \lor g_{i-3} t_{i-2} \lor g_{i-4} t_{i-3} t_{i-2} \lor h_{i-4} t_{i-4} t_{i-3} t_{i-2}$  Propagate harry, not carry!

CLA:	5 gates	max 5 inputs	19 gate inputs
Ling:	4 gates	max 5 inputs	14 gate inputs

The advantage of  $h_i$  over  $c_i$  is even greater with wired-OR:

CLA:	4 gates	max 5 inputs	14 gate inputs
Ling:	3 gates	max 4 inputs	9 gate inputs

Once  $h_i$  is known, however, the sum is obtained by a slightly more complex expression compared with  $s_i = p_i \oplus c_i$ 

 $s_i = p_i \oplus h_i t_{i-1}$ 

Apr. 2020



Computer Arithmetic, Addition/Subtraction



## 6.4 Carry Determination as Prefix Computation



Fig. 6.5 Combining of g and p signals of two (contiguous or overlapping) blocks B' and B" of arbitrary widths into the g and p signals for block B.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Formulating the Prefix Computation Problem

The problem of carry determination can be formulated as:

The desired pairs are found by evaluating all prefixes of  $(g_0, p_0) \notin (g_1, p_1) \notin \dots \notin (g_{k-2}, p_{k-2}) \notin (g_{k-1}, p_{k-1})$ 

The carry operator  $\phi$  is associative, but not commutative [ $(g_1, p_1) \phi (g_2, p_2)$ ]  $\phi (g_3, p_3) = (g_1, p_1) \phi [(g_2, p_2) \phi (g_3, p_3)]$ 

Prefix sums analogy:Given  $x_0$  $x_1$  $x_2$  $\dots$  $x_{k-1}$ Find  $x_0$  $x_0+x_1$  $x_0+x_1+x_2$  $\dots$  $x_0+x_1+\dots+x_{k-1}$ 

Computer Arithmetic, Addition/Subtraction





#### **Example Prefix-Based Carry Network**



## 6.5 Alternative Parallel Prefix Networks



Fig. 6.7 Ladner-Fischer parallel prefix sums network built of two k/2-input networks and k/2 adders.

Delay recurrence Cost recurrence  $D(k) = D(k/2) + 1 = \log_2 k$ C(k) = 2C(k/2) + k/2 = (k/2) log\_2 k





Computer Arithmetic, Addition/Subtraction



### The Brent-Kung Recursive Construction



Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Brent-Kung Carry Network (8-Bit Adder)



#### Brent-Kung Carry Network (16-Bit Adder)



Computer Arithmetic, Addition/Subtraction



Slide 51

Apr. 2020



#### Kogge-Stone Carry Network (16-Bit Adder)



log<sub>2</sub>*k* levels (minimum possible)

Fig. 6.10 Kogge-Stone parallel prefix graph for 16 inputs.



Computer Arithmetic, Addition/Subtraction



Slide 52

Apr. 2020



#### Speed-Cost Tradeoffs in Carry Networks

Method	Delay	Cost
Ladner-Fischer	log <sub>2</sub> k	( <i>k</i> /2) log <sub>2</sub> <i>k</i>
Kogge-Stone	log <sub>2</sub> k	$k \log_2 k - k + 1$
Brent-Kung	$2 \log_2 k - 2$	$2k-2-\log_2 k$





## 6.6 VLSI Implementation Aspects

Example: Radix-256 addition of 56-bit numbers as implemented in the AMD Am29050 CMOS micro

Our description is based on the 64-bit version of the adder

In radix-256, 64-bit addition, only these carries are needed:

$$C_{56}$$
  $C_{48}$   $C_{40}$   $C_{32}$   $C_{24}$   $C_{16}$   $C_8$ 

First, 4-bit Manchester carry chains (MCCs) of Fig. 6.12a are used to derive g and p signals for 4-bit blocks

Next, the g and p signals for 4-bit blocks are combined to form the desired carries, using the MCCs in Fig. 6.12b





Computer Arithmetic, Addition/Subtraction



#### Four-Bit Manchester Carry Chains





Fig. 6.12 Example 4-bit Manchester carry chain designs in CMOS technology [Lync92].

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Carry Network for 64-Bit Adder



# 7 Variations in Fast Adders

#### **Chapter Goals**

Study alternatives to the carry-lookahead method for designing fast adders

#### **Chapter Highlights**

Many methods besides CLA are available (both competing and complementary) Best design is technology-dependent (often hybrid rather than pure) Knowledge of timing allows optimizations



Computer Arithmetic, Addition/Subtraction



## Variations in Fast Adders: Topics

Topics in This Chapter				
7.1 Simple Carry-Skip Adders				
7.2 Multilevel Carry-Skip Adders				
7.3 Carry-Select Adders				
7.4 Conditional-Sum Adder				
7.5 Hybrid Designs and Optimizations				
7.6 Modular Two-Operand Adders				





## 7.1 Simple Carry-Skip Adders



Fig. 7.1 Converting a 16-bit ripple-carry adder into a simple carry-skip adder with 4-bit skip blocks.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Another View of Carry-Skip Addition





Computer Arithmetic, Addition/Subtraction







The carry-skip adder with "OR combining" works fine if we begin with a clean slate, where all signals are 0s at the outset; otherwise, it will run into problems, which do not exist in mux-based version

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### Carry-Skip Adder with Fixed Block Size

Block width *b*; *k*/*b* blocks to form a *k*-bit adder (assume *b* divides *k*)



Example: k = 32,  $b^{opt} = 4$ ,  $T^{opt} = 13$  stages (contrast with 32 stages for a ripple-carry adder)

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Carry-Skip Adder with Variable-Width Blocks



The total number of bits in the t blocks is k:

2[b + (b + 1) + ... + (b + t/2 - 1)] = t(b + t/4 - 1/2) = kb = k/t - t/4 + 1/2 $T_{\text{var-skip-add}} = 2(b-1) + t - 1 = 2k/t + t/2 - 2$  $dT/db = -2k/t^2 + 1/2 = 0 \implies t^{\text{opt}} = 2\sqrt{k}$  $T^{\text{opt}} = 2\sqrt{k} - 2$  (a factor of  $\sqrt{2}$  smaller than for fixed-block) Apr. 2020 Computer Arithmetic, Addition/Subtraction







Apr. 2020



Computer Arithmetic, Addition/Subtraction



## Designing a Single-Level Carry-Skip Adder

Example 7.1

Each of the following takes one unit of time: generation of  $g_i$  and  $p_i$ , generation of level-*i* skip signal from level-(*i*-1) skip signals, ripple, skip, and formation of sum bit once the incoming carry is known

Build the widest possible one-level carry-skip adder with total delay of 8



Apr. 2020



 $Computer \ Arithmetic, \ Addition/Subtraction$ 



## Designing a Two-Level Carry-Skip Adder

Example 7.2

Each of the following takes one unit of time: generation of  $g_i$  and  $p_i$ , generation of level-*i* skip signal from level-(*i*-1) skip signals, ripple, skip, and formation of sum bit once the incoming carry is known

Build the widest possible two-level carry-skip adder with total delay of 8



#### Elaboration on Two-Level Carry-Skip Adder Example 7.2

Given the delay pair { $\beta$ ,  $\alpha$ } for a level-2 block in Fig. 7.7a, the number of level-1 blocks that can be accommodated is  $\gamma = min(\beta - 1, \alpha)$ 



Single-level carry-skip adder with  $T_{\text{produce}} = \beta$ 

Width of the *i*th level-1 block in the level-2 block characterized by { $\beta$ ,  $\alpha$ } is  $b_i = min(\beta - \gamma + i + 1, \alpha - i)$ ; the total block width is then  $\sum_{i=0 \text{ to } \gamma - 1} b_i$ 

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Carry-Skip Adder Optimization Scheme







Computer Arithmetic, Addition/Subtraction





Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### **Multilevel Carry-Select Adders**



Apr. 2020



Computer Arithmetic, Addition/Subtraction



## 7.4 Conditional-Sum Adder

Multilevel carry-select idea carried out to the extreme (to 1-bit blocks.

$$C(k) \cong 2C(k/2) + k + 2 \cong k (\log_2 k + 2) + k C(1)$$

$$T(k) = T(k/2) + 1 = \log_2 k + T(1)$$

where C(1) and T(1) are the cost and delay of the circuit of Fig. 7.11 for deriving the sum and carry bits with a carry-in of 0 and 1



k + 2 is an upper bound on number of single-bit 2-to-1 multiplexers needed for combining two k/2-bit adders into a k-bit adder

Fig. 7.11 Top-level block for one bit position of a conditional-sum adder.

Apr. 2020



Computer Arithmetic, Addition/Subtraction


### Conditional-Sum Addition Example

#### Table 7.2

**Conditional-sum** addition of two 16-bit numbers. The width of the block for which the sum and carry bits are known doubles with each additional level, leading to an addition time that grows as the logarithm of the word width *k*.

Apr. 2020



		х У	0 0	0 1	1 0	0 0	0 1	1 0	1 1	0 1	1 0	1 1	1 0	0 1	1 1	0 1	1 0	0 1
Block width	Block carry-in		Blo 15	ock 14	sum 13	n an 12	d bl 11	ock 10	car 9	ry-c 8	out 7	6	5	4	3	2	1	0
1	0	n C	0 0	1 0	1 0	0 0	1 0	1 0	0 1	1 0	1 0	0 1	1 0	1 0	0 1	1 0	1 0	1 0
	1	n n	1 0	0 1	0 1	1 0	0 1	0 1	1 1	0 1	0 1	1 1	0 1	0 1	1 1	0 1	0 1	
2	0	S C	0 0	1	1 0	0	1 0	1	0 1	1	0 1	0	1 0	1	0 1	1	1 0	1
	1	S C	1 0	0	1 0	1	0 1	0	1 1	0	0 1	1	0 1	0	1 1	0		
4	0	S C	0 0	1	1	0	0 1	0	0	1	0 1	0	1	1	0 1	1	1	1
	1	S C	0 0	1	1	1	0 1	0	1	0	0 1	1	0	0				
8	0	S C	0 0	1	1	1	0	0	0	1	0 1	1	0	0	0	1	1	1
	1	S C	0 0	1	1	1	0	0	1	0								
16	0	S C	0 0	1	1	1	0	0	1	0	0	1	0	0	0	1	1	1
	1	S C																

Computer Arithmetic, Addition/Subtraction



Slide 73

Cin

0

### Elaboration on Conditional-Sum Addition

Two adjacent 4-bit blocks, forming an 8-bit block



Computer Arithmetic, Addition/Subtraction





# 7.5 Hybrid Designs and Optimizations

The most popular hybrid addition scheme:





Each of the carries  $c_{8j}$ , produced by the tree network above is used to select one of the two versions of the sum in positions 8j to 8j + 7

Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Any Two Addition Schemes Can Be Combined



### **Optimizations in Fast Adders**

What looks best at the block diagram or gate level may not be best when a circuit-level design is generated (effects of wire length, signal loading, ...)

Modern practice: Optimization at the transistor level

Variable-block carry-lookahead adder

Optimizations for average or peak power consumption

Timing-based optimizations (next slide)





### **Optimizations Based on Signal Timing**

So far, we have assumed that all input bits are presented at the same time and all output bits are also needed simultaneously



Fig. 7.14 Example arrival times for operand bits in the final fast adder of a tree multiplier [Oklo96].

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### Modern Low-Power Adders Implemented in CMOS



Apr. 2020



Computer Arithmetic, Addition/Subtraction





## 7.6 Modular Two-Operand Adders

mod-2<sup>k</sup>: Ignore carry out of position k - 1

mod- $(2^k - 1)$ : Use end-around carry because  $2^k = (2^k - 1) + 1$ 

mod- $(2^{k} + 1)$ : Residue representation needs k + 1 bits

Number	Std. binary	Diminished-1	$x + y \ge 2^k + 1$ iff
0	00000	1 x x x x	$(x-1) + (y-1) + 1 \ge 2^k$
1	00001	00000	
2	00010	00001	(x + y) - 1 =
•		•	(x - 1) + (y - 1) + 1
•	•	-	
		•	
2 <sup><i>k</i></sup> —1	01111	01110	xy - 1 =
2 <sup><i>k</i></sup>	10000	01111	(x-1)(y-1)+(x-1)+(y-1)





Computer Arithmetic, Addition/Subtraction



#### **General Modular Adders**



Computer Arithmetic, Addition/Subtraction

Apr. 2020



# 8 Multioperand Addition

#### **Chapter Goals**

Learn methods for speeding up the addition of several numbers (needed for multiplication or inner-product)

#### **Chapter Highlights**

Running total kept in redundant form Current total + Next number → New total Deferred carry assimilation Wallace/Dadda trees, parallel counters Modular multioperand addition





Computer Arithmetic, Addition/Subtraction



## **Multioperand Addition: Topics**

#### **Topics in This Chapter**

- 8.1 Using Two-Operand Adders
- 8.2 Carry-Save Adders
- 8.3 Wallace and Dadda Trees
- 8.4 Parallel Counters and Compressors
- 8.5 Adding Multiple Signed Numbers
- 8.6 Modular Multioperand Adders





## 8.1 Using Two-Operand Adders

Some applications of multioperand addition



Fig. 8.1 Multioperand addition problems for multiplication or inner-product computation in dot notation.

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### Serial Implementation with One Adder



$$T_{\text{serial-multi-add}} = O(n \log(k + \log n))$$
$$= O(n \log k + n \log \log n)$$

Therefore, addition time grows superlinearly with n when k is fixed and logarithmically with k for a given n

Apr. 2020



Computer Arithmetic, Addition/Subtraction



### Pipelined Implementation for Higher Throughput

**Problem to think about:** Ignoring start-up and other overheads, this scheme achieves a speedup of 4 with 3 adders. How is this possible?



adder is a 4-stage pipeline.



Computer Arithmetic, Addition/Subtraction



Parallel Implementation as Tree of Adders



Apr. 2020



Computer Arithmetic, Addition/Subtraction



### Elaboration on Tree of Ripple-Carry Adders



Fig. 8.5 Ripple-carry adders at levels i and i + 1 in the tree of adders used for multi-operand addition.

The absolute best latency that we can hope for is  $O(\log k + \log n)$ 

There are kn data bits to process and using any set of computation elements with constant fan-in, this requires O(log(kn)) time

We will see shortly that carry-save adders achieve this optimum time

Apr. 2020



Computer Arithmetic, Addition/Subtraction



# 8.2 Carry-Save Adders



Apr. 2020



Computer Arithmetic, Addition/Subtraction



#### Multioperand Addition Using Carry-Save Adders



### Example Reduction by a CSA Tree





Fig. 8.11 Representing a sevenoperand addition in tabular form.

A full-adder compacts 3 dots into 2 (compression ratio of 1.5)

A half-adder rearranges 2 dots (no compression, but still useful)

Total cost = 7-bit adder + 28 FAs + 1 HA

# Fig. 8.10 Addition of seven 6-bit numbers in dot notation.

Apr. 2020



Computer Arithmetic, Addition/Subtraction





# 8.3 Wallace and Dadda Trees



Table 8.1 The maximum number n(h) of inputs for an *h*-level CSA tree

h	n(h)	h	n(h)	h	n(h)
0	2	7	28	14	474
1	3	8	42	15	711
2	4	9	63	16	1066
3	6	10	94	17	1599
4	9	11	141	18	2398
5	13	12	211	19	3597
6	19	13	316	20	5395

n(h): Maximum number of inputs for h levels





Computer Arithmetic, Addition/Subtraction



#### Example Wallace and Dadda Reduction Trees



Fig. 8.10 Addition of seven 6-bit numbers in dot notation.

Fig. 8.14 Adding seven 6-bit numbers using Dadda's strategy.

Computer Arithmetic, Addition/Subtraction



Slide 96

Apr. 2020



### A Small Optimization in Reduction Trees



numbers using Dadda's strategy.

Apr. 2020



Computer Arithmetic, Addition/Subtraction





#### **Recursive Construction of Parallel Counters**

An *n*-input parallel counting network (PCN) can be built from two  $\lfloor n/2 \rfloor$ -bit parallel counting networks and a  $\lfloor \log_2 n \rfloor$ -bit adder







Apr. 2020



Computer Arithmetic, Addition/Subtraction



## **Accumulative Parallel Counters**



Apr. 2020





## **Up/Down Parallel Counters**



## 8.5 Generalized Parallel Counters



### Column Compression: A Simple Example

#### Adding eight 6-digit decimal numbers:

Add digits in each column separately and write down the 2-digit column sum under the column, with its 10s digit shifted left by one position

Question: What is the maximum number of decimal values that can be added in this way (that is, with column compression leading to two decimal numbers)?





### A General Strategy for Column Compression



**Example:** Design a bit-slice of an (11; 2)-counter **Solution:** Let's limit transfers to two stages. Then,  $8 \le \psi_1 + 3\psi_2$ Possible choices include  $\psi_1 = 5$ ,  $\psi_2 = 1$  or  $\psi_1 = \psi_2 = 2$ 

Apr. 2020





# (4; 2)-Counters



We will discuss (4; 2)-counters in greater detail in Section 11.2 (see, e.g., Fig. 11.5 for an efficient realization)

Apr. 2020





# 8.5 Adding Multiple Signed Numbers



(b) Using negatively weighted bits

Fig. 8.19 Adding three 2's-complement numbers.







### 8.6 Modular Multioperand Adders



Modular carry-save addition with special moduli. Fig. 8.20





#### Modular Reduction with Pseudoresidues





