
Pleasant Sevices in Computer Science,

Introduction to Parallel Processing

Algorithms and Architectures



Behrooz Parhami

Part I Fundamental Concepts

	Part I: Fundamental Concepts	Background and Motivation Complexity and Models	 Introduction to Parallelism A Taste of Parallel Algorithms Parallel Algorithm Complexity Models of Parallel Processing
s	Part II: Extreme	Abstract View of Shared Memory Circuit Model of	5. PRAM and Basic Algorithms 6. More Shared-Memory Algorithms 7. Sorting and Selection Networks
ation	Models	Parallel Systems	8. Other Circuit-Level Examples
Architectural Variations	Part III: Mesh-Based	Data Movement on 2D Arrays	9. Sorting on a 2D Mesh or Torus 10. Routing on a 2D Mesh or Torus
	Architectures	Mesh Algorithms and Variants	11. Numerical 2D Mesh Algorithms 12. Other Mesh-Related Architectures
	Part IV: Low-Diameter Architectures	The Hypercube Architecture	13. Hypercubes and Their Algorithms 14. Sorting and Routing on Hypercubes
		Hypercubic and Other Networks	15. Other Hypercubic Architectures 16. A Sampler of Other Networks
	Part V:	Coordination and Data Access	17. Emulation and Scheduling 18. Data Storage, Input, and Output
	Some Broad Topics	Robustness and Ease of Use	19. Reliable Parallel Processing 20. System and Software Issues
	Part VI:	Control-Parallel Systems	21. Shared-Memory MIMD Machines 22. Message-Passing MIMD Machines
	Implementation Aspects	Data Parallelism and Conclusion	23. Data-Parallel SIMD Machines 24. Past, Present, and Future




Parallel Processing, Fundamental Concepts



About This Presentation

This presentation is intended to support the use of the textbook *Introduction to Parallel Processing: Algorithms and Architectures* (Plenum Press, 1999, ISBN 0-306-45970-1). It was prepared by the author in connection with teaching the graduate-level course ECE 254B: Advanced Computer Architecture: Parallel Processing, at the University of California, Santa Barbara. Instructors can use these slides in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised
First	Spring 2005	Spring 2006	Fall 2008	Fall 2010
		Winter 2013	Winter 2014	Winter 2016
		Winter 2019	Winter 2020	Winter 2021







The Two Web Pages You Will Need



Home & Contact

Curriculum Vitae

Teaching

Research

Curriculum Vitae	Page last updated on 2020 March 13	Home & Contact	
Research	B. Parhami, Introduction to Parallel Processing: Algorithms and Architectures, Plenum, New York, 1999. (ISBN 0-306-45970-1, 532+)	Curriculum Vitae Research	
Computer arithmetic	pages, 301 figures, 358 end-of-chapter problems)		
Parallel processing	Available for purchase from Springer Science and various college or	Computer arithmetic	
Fault tolerance	line bookstores. Instructor's solutions manual is provided gratis by	Parallel processing	
Broader research	Springer to instructors who adopt the textbook.	Fault tolerance	
Research history	Presentations, Lecture Slides (in PowerPoint & PDF formats)	Broader research	
Research collab	Preface (with contents-at-a-glance and list of general references)	Research history	
List of publications	Book Reviews Complete Table of Contents	Research collab	
Teaching	Instructor's Solutions Manual (Preface, and how to order)	List of publications	
-	List of Errors (for the text and its solutions manual)	Teaching	
ECE1B Freshman sem	Additions to the Text, and Internet Resources Four New Chapters (Part II expanded from 4 to 8 chapters)	ECE1B Freshman sem	
INT94TN Frosh sem	Author's Graduate Course on Parallel Processing	INT94TN Frosh sem	
ECE154 Comp arch		ECE154 Comp arch	
ECE252B Comp arith	Presentations, Lecture Slides	ECE252B Comp arith	
ECE252C Adv dig des	The following PowerPoint and PDF presentations for the six parts of th (file sizes up to 3 MB). These presentation files were originally prepar	ECE252C Adv dig des	
ECE254B Par proc	dates shown. Slides for the original Part II are still available (ppt, pdf	ECE254B Par proc	
ECE257A Fault toler	they have been superseded by their expansion into Parts II' and II", b	ECE257A Fault toler	
Student supervision	Dart I: Eundamental Concerts (not not last un	Student supervision	

Behrooz Parhami's Textbook on Paralle




Textbooks

Computer arithmetic Parallel processing

ependable com



Part II': Shared-Memory Parallelism (ppt, pdf, l Part II": Parallelism at the Circuit Level (ppt, pd Part III: Mesh-Based Architectures (ppt, pdf, la Part IV: Low-Diameter Architectures (ppt, pdf, Part V: Some Broad Topics (ppt, pdf, last update Part VI: Implementation Aspects (ppt, pdf, last



Behrooz Parhami's ECE 254B Course Page for Winter 2021

Adv. Computer Architecture: Parallel Processing

Page last updated on 2020 December 28

Enrollment code: 13185

Prerequisite: ECE 254A (can be waived, but ECE 154B is required) Class meetings: None (3-4 hours of pre-recorded lectures per week) Instructor: Professor Behrooz Parhami Open office hours: MW 10:00-11:00 (via Zoom, link to be provided) Course announcements: Listed in reverse chronological order Course calendar: Schedule of lectures, homework, exams, research Homework assignments: Four assignments, worth a total of 40% Exams: None for winter 2021 Research paper and poster: Worth 60% Research paper guidlines: Brief guide to format and contents (N/A) Poster presentation tips: Brief guide to format and structure (N/A) Policy on academic integrity: Please read very carefully Grade statistics: Range, mean, etc. for homework and exam grades References: Textbook and other sources (Textbook's web page) Lecture slides: Available on the textbook's web page

Miscellaneous information: Motivation, catalog entry, history

Course Announcements




2020/12/28: I have updated the research section of this Web page with new topics and references for winter 2021. Please take a look to familiarize yourselves with what will be required for the research component, which is worth 60% of your course grade. 2020/12/23: Welcome to the ECE 254B web page for winter 2021! As of today, six students have signed up for the course. I have sent out an introductory e-mail and will issue periodic

reminders and announcements from GauchoSpace. However, my primary mode of communication about the course will be through this Web page. Make sure to consult this "Announcements" section regularly. Looking forward to e-meeting all of you!

Course Calendar



Course lectures and homework assignments have been scheduled as follows. This schedule will be strictly observed. In particular, no extension is possible for homework due dates; please start work on the assignments early. Each lecture covers topics in 1-2 chapters of the textbook Chapter numbers are provided in parentheses, after day & date. PowerPoint and PDF files of th lecture slides can be found on the textbook's web page.





Parallel Processing, Fundamental Concepts

Math + Fun!

Computer arithmetic

Parallel processing

Dependable comp

Comp architecture

Other books

Textbooks



Fundamental Concepts

Provide motivation, paint the big picture, introduce the 3 Ts:

- Taxonomy (basic terminology and models)
- Tools for evaluation or comparison
- Theory to delineate easy and hard problems

Topics in This Part

Chapter 1 Introduction to Parallelism

Chapter 2 A Taste of Parallel Algorithms

Chapter 3 Parallel Algorithm Complexity

Chapter 4 Models of Parallel Processing





1 Introduction to Parallelism

Set the stage for presenting the course material, including:

- Challenges in designing and using parallel systems
- Metrics to evaluate the effectiveness of parallelism

Тор	Topics in This Chapter						
1.1	Why Parallel Processing?						
1.2	A Motivating Example						
1.3	Parallel Processing Ups and Downs						
1.4	Types of Parallelism: A Taxonomy						
1.5	Roadblocks to Parallel Processing						
1.6	Effectiveness of Parallel Processing						





Some Resources



Our textbook; followed closely in lectures Parhami, B., *Introduction to Parallel Processing: Algorithms and Architectures*, Plenum Press, 1999



Recommended book; complementary software topics Rauber, T. and G. Runger, *Parallel Programming for Multicore and Cluster Systems*, 2nd ed., Springer, 2013



Free on-line book (Creative Commons License) Matloff, N., *Programming on Parallel Machines: GPU, Multicore, Clusters and More*, 341 pp., PDF file http://heather.cs.ucdavis.edu/~matloff/158/PLN/ParProcBook.pdf

Complete Unified Device Architecture



Useful free on-line course, sponsored by NVIDIA Architecture "Introduction to Parallel Programming," CPU/GPU-CUDA https://developer.nvidia.com/udacity-cs344-intro-parallel-programming





Parallel Processing, Fundamental Concepts



1.1 Why Parallel Processing?




Fig. 1.1 The exponential growth of microprocessor performance, known as Moore's Law, shown over the past two decades (extrapolated).


Winter 2021



Parallel Processing, Fundamental Concepts



Evolution of Computer Performance/Cost




The Semiconductor Technology Roadmap

Calendar year \rightarrow	2001	2004	2007	2010	2013	2016	2015	2020	2025
Halfpitch (nm)	140	90	65	45	32	22	19	12	8
Clock freq. (GHz)	2	4	7	3.612	4.1.20	4.630	4.4	5.3	6.5
Wiring levels	7	8	9	10	10	10			
Power supply (V)	1.1	1.0	0.8	0.7	0.6	0.5			0.6
Max. power (W)	130	160	190	220	250	290			

From the 2001 edition of the roadmap [Alla02]

Actual halfpitch (Wikipedia, 2019): 2001, **130**; 2010, **32**; 2014, **14**; 2018, **7**

Factors contributing to the validity of Moore's law Denser circuits; Architectural improvements Measures of processor performance Instructions/second (MIPS, GIPS, TIPS, PIPS) Floating-point operations per second (MFLOPS, GFLOPS, TFLOPS, PFLOPS) Running time on benchmark suites From the 2011 edition (Last updated in 2013)




Winter 2021



Parallel Processing, Fundamental Concepts



Trends in Processor Chip Density, Performance, Clock Speed, Power, and Number of Cores



NRC Report (2011): The Future of Computing Performance: Game Over or Next Level?


Winter 2021



Parallel Processing, Fundamental Concepts



Trends in Processor Chip Density, Performance, Clock Speed, Power, and Number of Cores



Original data up to 2010 collected/plotted by M. Horowitz et al.; Data for 2010-2017 extension collected by K. Rupp


Winter 2021



Parallel Processing, Fundamental Concepts



Shares of Technology and Architecture in Processor Performance Improvement



Source: [DANO12] "CPU DB: Recording Microprocessor History," CACM, April 2012.





Parallel Processing, Fundamental Concepts



Why High-Performance Computing?



Higher speed (solve problems faster) Important when there are "hard" or "soft" deadlines; e.g., 24-hour weather forecast



Higher throughput (solve more problems) Important when we have many similar tasks to perform; e.g., transaction processing



Higher computational power (solve larger problems) e.g., weather forecast for a week rather than 24 hours, or with a finer mesh for greater accuracy

Categories of supercomputers

Uniprocessor; aka vector machine Multiprocessor; centralized or distributed shared memory Multicomputer; communicating via message passing Massively parallel processor (MPP; 1K or more processors)





Parallel Processing, Fundamental Concepts



The Speed-of-Light Argument

The speed of light is about 30 cm/ns.

Signals travel at 40-70% speed of light (say, 15 cm/ns).

If signals must travel 1.5 cm during the execution of an instruction, that instruction will take at least 0.1 ns; thus, performance will be limited to 10 GIPS.

This limitation is eased by continued miniaturization, architectural methods such as cache memory, etc.; however, a fundamental limit does exist.

How does parallel processing help? Wouldn't multiple processors need to communicate via signals as well?

Winter 2021



Parallel Processing, Fundamental Concepts



Interesting Quotes about Parallel Programming

"There are 3 rules to follow when parallelizing large codes. Unfortunately, no one knows what these rules are." ~ W. Somerset Maugham, Gary Montry

- 2 "The wall is there. We probably won't have any more products without multicore processors [but] we see a lot of problems in parallel programming." ~ Alex Bachmutsky
- "We can solve [the software crisis in parallel computing],
 but only if we work from the algorithm down to the hardware not the traditional hardware-first mentality."
 Tim Mattson
- "[The processor industry is adding] more and more cores, but nobody knows how to program those things. I mean, two, yeah; four, not really; eight, forget it." ~ Steve Jobs





Parallel Processing, Fundamental Concepts



The Three Walls of High-Performance Computing

Memory-wall challenge:

Memory already limits single-processor performance. How can we design a memory system that provides a bandwidth of several terabytes/s for data-intensive high-performance applications?




Power-wall challenge:

When there are millions of processing nodes, each drawing a few watts of power, we are faced with the energy bill and cooling challenges of MWs of power dissipation, even ignoring the power needs of the interconnection network and peripheral devices

3

Reliability-wall challenge:

Ensuring continuous and correct functioning of a system with many thousands or even millions of processing nodes is non-trivial, given that a few of the nodes are bound to malfunction at an given time





Parallel Processing, Fundamental Concepts



Power-Dissipation Challenge

A challenge at both ends:


- Supercomputers
- Personal electronics

Koomey's Law:

Exponential improvement in energy-efficient computing, with computations performed per KWh doubling every 1.57 years

How long will Koomey's law be in effect? It will come to an end, like Moore's Law

https://cacm.acm.org/magazines/2017/1/211094exponential-laws-of-computing-growth/fulltext



Parallel Processing, Fundamental Concepts




Slide 17

Winter 2021



Why Do We Need TIPS or TFLOPS Performance?

Reasonable running time = Fraction of hour to several hours (10^3-10^4 s) In this time, a TIPS/TFLOPS machine can perform $10^{15}-10^{16}$ operations



Example 2: Fluid dynamics calculations ($1000 \times 1000 \times 1000$ lattice) 10^9 lattice points \times 1000 FLOP/point \times 10 000 time steps = 10^{16} FLOP

Example 3: Monte Carlo simulation of nuclear reactor 10^{11} particles to track (for 1000 escapes) × 10^4 FLOP/particle = 10^{15} FLOP

Decentralized supercomputing: A grid of tens of thousands networked computers discovered the Mersenne prime $2^{82} 5^{89} 9^{33} - 1$ as the largest known prime number as of Jan. 2021 (it has 24 862 048 digits in decimal)

Winter 2021



Parallel Processing, Fundamental Concepts






Fig. 1.2 The exponential growth in supercomputer performance over the past two decades (from [Bell92], with ASCI performance goals and microprocessor peak FLOPS superimposed as dotted lines).

Winter 2021



Parallel Processing, Fundamental Concepts






Fig. 24.1 Milestones in the Accelerated Strategic (Advanced Simulation &) Computing Initiative (ASCI) program, sponsored by the US Department of Energy, with extrapolation up to the PFLOPS level.

Winter 2021



Parallel Processing, Fundamental Concepts



The Quest for Higher Performance

Top Three Supercomputers in 2005 (IEEE Spectrum, Feb. 2005, pp. 15-16)

1. IBM Blue Gene/L	2. SGI Columbia	3. NEC Earth Sim
LLNL, California	NASA Ames, California	Earth Sim Ctr, Yokohama
Material science, nuclear stockpile sim	Aerospace/space sim, climate research	Atmospheric, oceanic, and earth sciences
32,768 proc's, 8 TB, 28 TB disk storage	10,240 proc's, 20 TB, 440 TB disk storage	5,120 proc's, 10 TB, 700 TB disk storage
Linux + custom OS	Linux	Unix
71 TFLOPS , \$100 M	52 TFLOPS , \$50 M	36 TFLOPS* , \$400 M?
Dual-proc Power-PC chips (10-15 W power)	20x Altix (512 Itanium2) linked by Infiniband	Built of custom vector microprocessors
Full system: 130k-proc, 360 TFLOPS (est)		Volume = 50x IBM, Power = 14x IBM

* Led the top500 list for 2.5 yrs



Parallel Processing, Fundamental Concepts



The Quest for Higher Performance: 2008 Update

Top Three Supercomputers in June 2008 (http://www.top500.org)

1. IBM Roadrunner	2. IBM Blue Gene/L	3. Sun Blade X6420
LANL, New Mexico	LLNL, California	U Texas Austin
Nuclear stockpile calculations, and more	Advanced scientific simulations	Open science research
122,400 proc's, 98 TB, 0.4 TB/s file system I/O	212,992 proc's, 74 TB, ≈2 PB disk storage	62,976 proc's, 126 TB
Red Hat Linux	CNK/SLES 9	Linux
1.38 PFLOPS , \$130M	0.596 PFLOPS , \$100M	0.504 PFLOPS*
PowerXCell 8i 3.2 GHz, AMD Opteron (hybrid)	PowerPC 440 700 MHz	AMD X86-64 Opteron quad core 2 GHz
2.35 MW power, expands to 1M proc's	1.60 MW power, expands to 0.5M proc's	2.00 MW power, Expands to 0.3M proc's

* Actually 4th on top-500 list, with the 3rd being another IBM Blue Gene system at 0.557 PFLOPS





Parallel Processing, Fundamental Concepts



The Quest for Higher Performance: 2012 Update

Top Three Supercomputers in November 2012 (http://www.top500.org)

1. Cray Titan	2. IBM Sequoia	3. Fujitsu K Computer
ORNL, Tennessee	LLNL, California	RIKEN AICS, Japan
XK7 architecture	Blue Gene/Q arch	RIKEN architecture
560,640 cores, 710 TB, Cray Linux	1,572,864 cores, 1573 TB, Linux	705,024 cores, 1410 TB, Linux
Cray Gemini interconn't	Custom interconnect	Tofu interconnect
17.6/27.1 PFLOPS*	16.3/20.1 PFLOPS*	10.5/11.3 PFLOPS*
AMD Opteron, 16-core, 2.2 GHz, NVIDIA K20x	Power BQC, 16-core, 1.6 GHz	SPARC64 VIIIfx, 2.0 GHz
8.2 MW power	7.9 MW power	12.7 MW power

* max/peak performance

In the top 10, IBM also occupies ranks 4-7 and 9-10. Dell and NUDT (China) hold ranks 7-8.

Winter 2021



Parallel Processing, Fundamental Concepts



The Quest for Higher Performance: 2018 Update

Top Three Supercomputers in November 2018 (http://www.top500.org)

Rank	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
1	Summit - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM DOE/SC/Oak Ridge National Laboratory United States	2,397,824	143,500.0	200,794.9	9,783
2	Sierra - IBM Power System S922LC, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States	1,572,480	94,640.0	125,712.0	7,438
3	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway , NRCPC National Supercomputing Center in Wuxi China	10,649,600	93,014.6	125,435.9	15,371
	TICCD				

Winter 2021



Parallel Processing, Fundamental Concepts



The Quest for Higher Performance: 2020 Update

Top Five Supercomputers in November 2020 (http://www.top500.org)


Rank (previous) \$	Rmax Rpeak + (PFLOPS)	Name 🜩	Model 🔶	CPU cores \$	Accelerator (e.g. GPU) \$ cores	Interconnect +	Manufacturer 🗢
1	442.010 537.212	Fugaku	Supercomputer Fugaku	158,976 × 48 A64FX @2.2 GHz	0	Tofu interconnect D	Fujitsu
2 7 (1)	148.600 200.795	Summit	IBM Power System AC922	9,216 × 22 POWER9 @3.07 GHz	27,648 × 80 Tesla V100	InfiniBand EDR	IBM
3 ▼ (2)	94.640 125.712	Sierra	IBM Power System S922LC	8,640 × 22 POWER9 @3.1 GHz	17,280 × 80 Tesla V100	InfiniBand EDR	IBM
4 v (3)	93.015 125.436	Sunway TaihuLight	Sunway MPP	40,960 × 260 SW26010 @1.45 GHz	0	Sunway ^[26]	NRCPC
5_ (7)	63.460 79.215	Selene	Nvidia	1,120 × 64 Epyc 7742 @2.25 GHz	4,480 × 108 Ampere A100	Mellanox HDR Infiniband	Nvidia

Winter 2021



Parallel Processing, Fundamental Concepts





Top 500 Supercomputers in the World

Winter 2021



Parallel Processing, Fundamental Concepts



What Exactly is Parallel Processing?

Parallelism = Concurrency Doing more than one thing at a time

Has been around for decades, since early computers

I/O channels, DMA, device controllers, multiple ALUs

The sense in which we use it in this course

Multiple agents (hardware units, software processes) collaborate to perform our main computational task

- Multiplying two matrices
- Breaking a secret code
- Deciding on the next chess move







1.2 A Motivating Example

Fig. 1.3 The sieve of Eratosthenes yielding a list of 10 primes for n = 30. Marked elements have been distinguished by erasure from the list.

Any composite number has a prime factor that is no greater than its square root.

Pass 1	Pass 2	Pass 3
2 3←m	2 3	2 3
5	5 <i>←m</i>	5
7	7	$7 \leftarrow m$
9		
11	11	11
13	13	13
15		
17	17	17
19	19	19
21		
23	23	23
25	25	
27		
29	29	29
	$2 \\ 3 \leftarrow m$ 5 7 9 11 13 15 17 19 21 23 25 27	

Winter 2021



Parallel Processing, Fundamental Concepts



Single-Processor Implementation of the Sieve




Fig. 1.4 Schematic representation of single-processor solution for the sieve of Eratosthenes.



Parallel Processing, Fundamental Concepts



Control-Parallel Implementation of the Sieve




Fig. 1.5 Schematic representation of a control-parallel solution for the sieve of Eratosthenes.



Parallel Processing, Fundamental Concepts



Running Time of the Sequential/Parallel Sieve




Fig. 1.6 Control-parallel realization of the sieve of Eratosthenes with n = 1000 and $1 \le p \le 3$.





Parallel Processing, Fundamental Concepts



Data-Parallel Implementation of the Sieve





Fig. 1.7 Data-parallel realization of the sieve of Eratosthenes.

Winter 2021



Parallel Processing, Fundamental Concepts





Number of processors

Fig. 1.8 Trade-off between communication time and computation time in the data-parallel realization of the sieve of Eratosthenes.






Parallel Processing, Fundamental Concepts




Another Reason for Sublinear Speedup: Input/Output Overhead Ideal speedup



Number of processors

Fig. 1.9 Effect of a constant I/O time on the data-parallel realization of the sieve of Eratosthenes.






Parallel Processing, Fundamental Concepts



1.3 Parallel Processing Ups and Downs

Fig. 1.10 Richardson's circular theater for weather forecasting calculations.



Using thousands of "computers" (humans + calculators) for 24-hr weather prediction in a few hours

1960s: ILLIAC IV (U Illinois) – four 8×8 mesh quadrants, SIMD

1980s: Commercial interest – technology was driven by government grants & contracts. Once funding dried up, many companies went bankrupt

2000s: Internet revolution – info providers, multimedia, data mining, etc. need lots of power

2020s: Cloud, big-data, AI/ML


Winter 2021



Parallel Processing, Fundamental Concepts



Trends in High-Technology Development




Development of some technical fields into \$1B businesses and the roles played by government research and industrial R&D over time (*IEEE Computer*, early 90s?).

Winter 2021



Parallel Processing, Fundamental Concepts





Source: From [6], reprinted with permission from the National Academy of Sciences, courtesy of the National Academies Press, Washington D.C. © 2003.

Winter 2021



Parallel Processing, Fundamental Concepts



2010 2020 Status of Computing Power (circa 2000)

TELOPS PFLOPS (Peta = 10¹⁵)

GFLOPS on desktop: Apple Macintosh, with G4 processor

PFLOPS EFLOPS (Exa = 10¹⁸)

TFLOPS in supercomputer center:

1152-processor IBM RS/6000 SP (switch-based network) Cray T3E, torus-connected

EFLOPS **ZFLOPS** (Zeta = 10²¹) **PFLOPS on the drawing board**:

1M-processor IBM Blue Gene (2005?) 32 proc's/chip, 64 chips/board, 8 boards/tower, 64 towers Processor: 8 threads, on-chip memory, no data cache Chip: defect-tolerant, row/column rings in a 6×6 array Board: 8×8 chip grid organized as $4 \times 4 \times 4$ cube Tower: Boards linked to 4 neighbors in adjacent towers System: $32 \times 32 \times 32$ cube of chips, 1.5 MW (water-cooled)

Winter 2021



Parallel Processing, Fundamental Concepts



1.4 Types of Parallelism: A Taxonomy




Fig. 1.11 The Flynn-Johnson classification of computer systems.





Parallel Processing, Fundamental Concepts



1.5 Roadblocks to Parallel Processing

• Grosch's law: Economy of scale applies, or power = cost²

No longer valid; in fact we can get more bang per buck in micros

- Minsky's conjecture: Speedup tends to be proportional to log p
 Has roots in analysis of memory bank conflicts; can be overcome
- Tyranny of IC technology: Uniprocessors suffice (x10 faster/5 yrs) Faster ICs make parallel machines faster too; what about x1000?
- Tyranny of vector supercomputers: Familiar programming model Not all computations involve vectors; parallel vector machines
- Software inertia: Billions of dollars investment in software

New programs; even uniprocessors benefit from parallelism spec


• Amdahl's law: Unparallelizable code severely limits the speedup

Winter 2021



Parallel Processing, Fundamental Concepts






Winter 2021



Parallel Processing, Fundamental Concepts

Briten

1.6 Effectiveness of Parallel Processing




- *p* Number of processors
- W(p) Work performed by p processors
- T(p) Execution time with p processors $T(1) = W(1); T(p) \le W(p)$
- S(p) Speedup = T(1) / T(p)
- E(p) Efficiency = T(1) / [p T(p)]
- R(p) Redundancy = W(p) / W(1)
- U(p) Utilization = W(p) / [p T(p)]
- Q(p) Quality = $T^{3}(1) / [p T^{2}(p) W(p)]$

Parallel Processing, Fundamental Concepts



Reduction or Fan-in Computation

Example: Adding 16 numbers, 8 processors, unit-time additions



Winter 2021



Parallel Processing, Fundamental Concepts



ABCs of Parallel Processing in One Slide

A Amdahl's Law (Speedup Formula) Bad news – Sequential overhead will kill you, because: Speedup = $T_1/T_p \le 1/[f + (1 - f)/p] \le min(1/f, p)$ Morale: For f = 0.1, speedup is at best 10, regardless of peak OPS.

B Brent's Scheduling Theorem

Good news – Optimal scheduling is very difficult, but even a naive scheduling algorithm can ensure:

 $T_1/p \le T_p < T_1/p + T_\infty = (T_1/p)[1 + p/(T_1/T_\infty)]$ **Result:** For a reasonably parallel task (large T_1/T_∞), or for a suitably small *p* (say, $p < T_1/T_\infty$), good speedup and efficiency are possible.

C Cost-Effectiveness Adage

Real news – The most cost-effective parallel solution may not be the one with highest peak OPS (communication?), greatest speed-up (at what cost?), or best utilization (hardware busy doing what?). **Analogy:** Mass transit might be more cost-effective than private cars even if it is slower and leads to many empty seats.





Parallel Processing, Fundamental Concepts



2 A Taste of Parallel Algorithms

Learn about the nature of parallel algorithms and complexity:

- By implementing 5 building-block parallel computations
- On 4 simple parallel architectures (20 combinations)

Topics in This Chapter					
2.1	Some Simple Computations				
2.2	Some Simple Architectures				
2.3	Algorithms for a Linear Array				
2.4	Algorithms for a Binary Tree				
2.5	Algorithms for a 2D Mesh				
2.6	Algorithms with Shared Variables				





Two Kinds of Parallel Computing/Processing Courses


Centered on Programming and Applications

Assume language-level facilities for parallel programming

Shared variables and structures

Message passing primitives

Architecture-independent to a large extent



Knowledge of architecture helpful, but not required for decent results Analogy: Programmer need not know about cache memory, but ... Requires attention to data distribution for optimal performance

Focused on Architectures and Algorithms

Develop algorithms with close attention to low-level hardware support Data distribution affects algorithm design Communication with neighboring nodes only Each architecture needs its own set of algorithms


Building-block computations can be used to save effort Interconnection topology is the key to high performance



Parallel Processing, Fundamental Concepts



Architecture/Algorithm Combinations




Winter 2021



Parallel Processing, Fundamental Concepts






Winter 2021



Parallel Processing, Fundamental Concepts






Semigroup computation viewed as tree or fan-in computation.





Parallel Processing, Fundamental Concepts





The Five Building-Block Computations

Reduction computation: aka tree, semigroup, fan-in comp. All processors to get the result at the end

Scan computation: aka parallel prefix comp. The *i*th processor to hold the *i*th prefix result at the end

Packet routing:

Send a packet from a source to a destination processor

Broadcasting:

Send a packet from a source to all processors

Sorting:

Arrange a set of keys, stored one per processor, so that the *i*th processor holds the *i*th key in ascending order





Parallel Processing, Fundamental Concepts



2.2 Some Simple Architectures




Fig. 2.2 A linear array of nine processors and its ring variant.

Max node degree	d = 2	
Network diameter	<i>D</i> = <i>p</i> – 1	(└p/2┘)
Bisection width	<i>B</i> = 1	(2)



Parallel Processing, Fundamental Concepts



(Balanced) Binary Tree Architecture




Fig. 2.3 A balanced (but incomplete) binary tree of nine processors.


Winter 2021



Parallel Processing, Fundamental Concepts



Two-Dimensional (2D) Mesh



Network diameter $D = 2\sqrt{p} - 2$ (\sqrt{p}) Bisection width $B \cong \sqrt{p}$ $(2\sqrt{p})$

Fig. 2.4 2D mesh of 9 processors and its torus variant.


Winter 2021



Parallel Processing, Fundamental Concepts



Shared-Memory Architecture



Max node degreed = p - 1Network diameterD = 1Bisection width $B = \lfloor p/2 \rfloor \lceil p/2 \rceil$

Costly to implement Not scalable

But . . . Conceptually simple Easy to program

Fig. 2.5 A shared-variable architecture modeled as a complete graph.

Winter 2021



Parallel Processing, Fundamental Concepts






Fig. 2.6 Maximum-finding on a linear array of nine processors.

For general semigroup computation:

Phase 1: Partial result is propagated from left to right

Phase 2: Result obtained by processor p - 1 is broadcast leftward

Winter 2021



Parallel Processing, Fundamental Concepts



Linear Array Prefix Sum Computation




Fig. 2.7 Computing prefix sums on a linear array of nine processors.

Diminished parallel prefix computation:

The *i*th processor obtains the result up to element i - 1

Winter 2021



Parallel Processing, Fundamental Concepts



Linear-Array Prefix Sum Computation




Fig. 2.8 Computing prefix sums on a linear array with two items per processor.






Parallel Processing, Fundamental Concepts



Linear Array Routing and Broadcasting



Routing and broadcasting on a linear array of nine processors.

To route from processor *i* to processor *j*:

Compute j - i to determine distance and direction


To broadcast from processor *i*:

Send a left-moving and a right-moving broadcast message



Parallel Processing, Fundamental Concepts





Parallel Processing, Fundamental Concepts




Slide 60


Winter 2021




Linear Array Sorting (Internally Stored Keys)



2.4 Algorithms for a Binary Tree



Reduction computation and broadcasting on a binary tree.






Parallel Processing, Fundamental Concepts




Binary Tree Scan Computation



Upward propagation

Fig. 2.11 Scan computation on a binary tree of processors.




CSB

Node Function in Binary Tree Scan Computation

Two binary operations: one during the upward propagation phase, and another during downward propagation

Insert latches for systolic operation (no long wires or propagation path)





Parallel Processing, Fundamental Concepts





Usefulness of Scan Computation

Ranks of 1s in a list of 0s/1s:

Data: Prefix sums: Ranks of 1s:	0 0	0 0	1 1 1	0 1	1 2 2	0 2	0 2	1 3 3	1 4 4	1 5 5	0 5	
Priority arbitration circuit:												
Data:	0	0	1	0	1	0	0	1	1	1	0	
Dim'd prefix ORs:	0	0	0	1	1	1	1	1	1	1	1	
Complement:	1	1	1	0	0	0	0	0	0	0	0	
AND with data:	0	0	1	0	0	0	0	0	0	0	0	

Carry-lookahead network:








Parallel Processing, Fundamental Concepts



Binary Tree Packet Routing



Packet routing on a binary tree with two indexing schemes.





Parallel Processing, Fundamental Concepts






Fig. 2.12 The first few steps of the sorting algorithm on a binary tree.

Winter 2021



Parallel Processing, Fundamental Concepts



The Bisection-Width Bottleneck in a Binary Tree





Fig. 2.13 The bisection width of a binary tree architecture.




Parallel Processing, Fundamental Concepts



2.5 Algorithms for a 2D Mesh








Parallel Processing, Fundamental Concepts



Routing and Broadcasting on a 2D Mesh



Routing: Send along the row to the correct column; route in column **Broadcasting:** Broadcast in row; then broadcast in all column

Routing and broadcasting on a 9-processors 2D mesh or torus


Winter 2021




Parallel Processing, Fundamental Concepts



Sorting on a 2D Mesh Using Shearsort



2.6 Algorithms with Shared Variables



Reduction computation:

Each processor can perform the computation locally

Scan computation: Same as reduction, except only data from smaller-index processors are combined

Packet routing: Trivial

Broadcasting: One step with all-port (p - 1 steps with single-port) communication

Sorting: Each processor determines the rank of its data element; followed by routing

Winter 2021



Parallel Processing, Fundamental Concepts




3 Parallel Algorithm Complexity

Review algorithm complexity and various complexity classes:

- Introduce the notions of time and time/cost optimality
- Derive tools for analysis, comparison, and fine-tuning


Тор	Topics in This Chapter				
3.1	Asymptotic Complexity				
3.2	Algorithms Optimality and Efficiency				
3.3	Complexity Classes				
3.4	Parallelizable Tasks and the NC Class				
3.5	Parallel Programming Paradigms				
3.6	Solving Recurrences				







3.1 Asymptotic Complexity



$$\frac{1}{2}n\log^2 n = \Omega(n)$$

Parallel Processing, Fundamental Concepts

Slide 74

Winter 2021

Little Oh, Big Oh, and Their Buddies

Notation		Growth rate	Example of use		
f(n) = o(g(n))	<	strictly less than	$T(n) = cn^2 + o(n^2)$		
f(n) = O(g(n))	\leq	no greater than	$T(n,m) = O(n \log n + m)$		
$f(n) = \Theta(g(n))$	=	the same as	$T(n) = \Theta(n \log n)$		
$f(n) = \Omega(g(n))$	≥	no less than	$T(n,m)=\Omega(\sqrt{n}+m^{3/2})$		
$f(n) = \omega(g(n))$	>	strictly greater than	$T(n) = \omega(\log n)$		



Parallel Processing, Fundamental Concepts



Growth Rates for Typical Functions

Table 3.1 Comparing the Growth Rates of Sublinear and Superlinear Functions (K = 1000, M = 1000000).

Sublinear		Linear	Superlinear		
log ² n	<i>n</i> ^{1/2}	п	n log²n	n ^{3/2}	
9	3	10	90	30	
36	10	100	3.6 K	1 K	
81	31	1 K	81 K	31 K	
169	100	10 K	1.7 M	1 M	
256	316	100 K	26 M	31 M	
361	1 K	1 M	361 M	1000 M	

n	(<i>n</i> /4) log ² <i>n</i>	nlog²n	100 <i>n</i> ^{1/2}	n ^{3/2}	Table 3.3 Effect of Constants
10	20 s	2 min	5 min	30 s	on the Growth Rates of
100	15 min	1 hr	15 min	15 min	Running Times Using Larger
1 K	6 hr	1 day	1 hr	9 hr	Time Units and Round Figures.
10 K	5 day	20 day	3 hr	10 day	
100 K	2 mo	1 yr	9 hr	1 yr	Warning: Table 3.3 in
1 M	3 yr	11 yr	1 day	32 yr	text needs corrections.

Winter 2021



Parallel Processing, Fundamental Concepts



Some Commonly Encountered Growth Rates

Notation Class name Notes O(1)Constant Rarely practical $O(\log \log n)$ Sublogarithmic **Double-logarithmic** $O(\log n)$ Logarithmic $O(\log^k n)$ Polylogarithmic k is a constant O(*n*^{*a*}), *a* < 1 e.g., $O(n^{1/2})$ or $O(n^{1-\varepsilon})$ $O(n/\log^k n)$ Still sublinear O(n)Linear $O(n \log^k n)$ Superlinear $O(n^{c}), c > 1$ e.g., $O(n^{1+\epsilon})$ or $O(n^{3/2})$ Polynomial $O(2^{n})$ Exponential Generally intractable **Double-exponential** Hopeless!

Winter 2021




Parallel Processing, Fundamental Concepts



3.2 Algorithm Optimality and Efficiency

Lower bounds: Theoretical arguments based on bisection width, and the like

Upper bounds: Deriving/analyzing algorithms and proving them correct



Complexity History of Some Real Problems

Examples from the book *Algorithmic Graph Theory and Perfect Graphs* [GOLU04]: Complexity of determining whether an *n*-vertex graph is planar

Exponential	Kuratowski	1930
O(<i>n</i> ³)	Auslander and Porter Goldstein Shirey	1961 1963 1969
O(<i>n</i> ²)	Lempel, Even, and Cederbaum	1967
O(<i>n</i> log <i>n</i>)	Hopcroft and Tarjan	1972
O(<i>n</i>)	Hopcroft and Tarjan Booth and Leuker	1974 1976

A second, more complex example: Max network flow, *n* vertices, *e* edges: $ne^2 \rightarrow n^2e \rightarrow n^3 \rightarrow n^2e^{1/2} \rightarrow n^{5/3}e^{2/3} \rightarrow ne \log^2 n \rightarrow ne \log(n^2/e)$ $\rightarrow ne + n^{2+\epsilon} \rightarrow ne \log_{e/(n \log n)} n \rightarrow ne \log_{e/n} n + n^2 \log^{2+\epsilon} n$


Winter 2021



Parallel Processing, Fundamental Concepts



Some Notions of Algorithm Optimality



Cost-time efficiency *(efficient algorithm, for short)* $pT(n, p) = \Theta(T(n, 1));$ i.e., redundancy = utilization = $\Theta(1)$

Winter 2021



Parallel Processing, Fundamental Concepts



Beware of Comparing Step Counts





Fig. 3.2 Five times fewer steps does not necessarily mean five times faster.






Parallel Processing, Fundamental Concepts





Computational Complexity Classes



Conceptual view of the P, NP, NP-complete, and NP-hard classes.

Winter 2021



Parallel Processing, Fundamental Concepts



Some NP-Complete Problems

Subset sum problem: Given a set of *n* integers and a target sum *s*, determine if a subset of the integers adds up to *s*.

Satisfiability: Is there an assignment of values to variables in a product-of-sums Boolean expression that makes it true? (Is in NP even if each OR term is restricted to have exactly three literals)

Circuit satisfiability: Is there an assignment of 0s and 1s to inputs of a logic circuit that would make the circuit output 1?

Hamiltonian cycle: Does an arbitrary graph contain a cycle that goes through all of its nodes?

Traveling salesperson: Find a lowest-cost or shortest tour of a number of cities, given travel costs or distances.


Winter 2021



Parallel Processing, Fundamental Concepts



3.4 Parallelizable Tasks and the NC Class



NC (Nick's class): Subset of problems in P for which there exist parallel algorithms using $p = n^c$ processors (polynomially many) that run in O(log^k n) time (polylog time).

Efficiently parallelizable

P-complete problem: Given a logic circuit with known inputs, determine its output (*circuit value problem*).

Fig. 3.4 A conceptual view of complexity classes and their relationships.

Winter 2021





3.5 Parallel Programming Paradigms

Divide and conquer

Decompose problem of size *n* into smaller problems; solve subproblems independently; combine subproblem results into final answer

$$T(n) = T_{d}(n) + T_{s} + T_{c}(n)$$

Decompose Solve in parallel Combine

Randomization

When it is impossible or difficult to decompose a large problem into subproblems with equal solution times, one might use random decisions that lead to good results with very high probability.

Example: sorting with random sampling

Other forms: Random search, control randomization, symmetry breaking

Approximation

Iterative numerical methods may use approximation to arrive at solution(s). *Example:* Solving linear systems using Jacobi relaxation.

Under proper conditions, the iterations converge to the correct solutions; more iterations \Rightarrow greater accuracy





Parallel Processing, Fundamental Concepts



3.6 Solving Recurrences

$$f(n) = f(n-1) + n \quad \{\text{rewrite } f(n-1) \text{ as } f((n-1)-1) + n-1 \}$$

= $f(n-2) + n - 1 + n$
= $f(n-3) + n - 2 + n - 1 + n$
...
= $f(1) + 2 + 3 + ... + n - 1 + n$
= $n(n+1)/2 - 1 = \Theta(n^2)$
This method is
known as unrolling

$$f(n) = f(n/2) + 1 \qquad \{\text{rewrite } f(n/2) \text{ as } f((n/2)/2 + 1\} \\ = f(n/4) + 1 + 1 \\ = f(n/8) + 1 + 1 + 1 \\ \dots \\ = f(n/n) + 1 + 1 + 1 + \dots + 1 \\ \dots \\ = \log_2 n \text{ times } \dots \\ = \log_2 n = \Theta(\log n)$$

Winter 2021



Parallel Processing, Fundamental Concepts



More Example of Recurrence Unrolling

$$f(n) = 2f(n/2) + 1$$

= 4f(n/4) + 2 + 1
= 8f(n/8) + 4 + 2 + 1
...
= n f(n/n) + n/2 + ... + 4 + 2 + 1
= n - 1 = $\Theta(n)$


$$f(n) = f(n/2) + n$$

= $f(n/4) + n/2 + n$
= $f(n/8) + n/4 + n/2 + n$
....
= $f(n/n) + 2 + 4 + ... + n/4 + n/2$
= $2n - 2 = \Theta(n)$

Solution via guessing: Guess $f(n) = \Theta(n) = cn + g(n)$ en + g(n) = cn/2 + g(n/2) + nThus, c = 2 and g(n) = g(n/2)

$$= f(n/n) + 2 + 4 + \ldots + n/4 + n/2 + n$$

= 2n - 2 = $\Theta(n)$





Parallel Processing, Fundamental Concepts



Still More Examples of Unrolling

Alternate solution method: f(n)/n = f(n/2)/(n/2) + 1Let f(n)/n = g(n) $g(n) = g(n/2) + 1 = \log_2 n$

$$f(n) = f(n/2) + \log_2 n$$

= $f(n/4) + \log_2(n/2) + \log_2 n$
= $f(n/8) + \log_2(n/4) + \log_2(n/2) + \log_2 n$
...
= $f(n/n) + \log_2 2 + \log_2 4 + ... + \log_2(n/2) + \log_2 n$
= $1 + 2 + 3 + ... + \log_2 n$
= $\log_2 n (\log_2 n + 1)/2 = \Theta(\log^2 n)$
Winter 2021 UCSB Parallel Processing, Fundamental Concepts

Master Theorem for Recurrences

Theorem 3.1:

Given f(n) = a f(n/b) + h(n); *a*, *b* constant, *h* arbitrary function the asymptotic solution to the recurrence is $(c = \log_b a)$ $f(n) = \Theta(n^c)$ if $h(n) = O(n^{c-\varepsilon})$ for some $\varepsilon > 0$ $f(n) = \Theta(n^c \log n)$ if $h(n) = \Theta(n^c)$ $f(n) = \Theta(h(n))$ if $h(n) = \Omega(n^{c+\varepsilon})$ for some $\varepsilon > 0$

> **Example:** f(n) = 2f(n/2) + 1 $a = b = 2; c = \log_b a = 1$ $h(n) = 1 = O(n^{1-\varepsilon})$ $f(n) = \Theta(n^c) = \Theta(n)$

Winter 2021



Parallel Processing, Fundamental Concepts



Intuition Behind the Master Theorem

Theorem 3.1:

Given f(n) = a f(n/b) + h(n); a, b constant, h arbitrary function the asymptotic solution to the recurrence is $(c = \log_{h} a)$ if $h(n) = O(n^{c-\varepsilon})$ for some $\varepsilon > 0$ $f(n) = \Theta(n^c)$ f(n) = 2f(n/2) + 1 = 4f(n/4) + 2 + 1 = ...The last term dominates $= n f(n/n) + n/2 + \ldots + 4 + 2 + 1$ $f(n) = \Theta(n^c \log n)$ if $h(n) = \Theta(n^c)$ f(n) = 2f(n/2) + n = 4f(n/4) + n + n = ...All terms are comparable = n f(n/n) + n + n + n + ... + n $f(n) = \Theta(h(n))$ if $h(n) = \Omega(n^{c+\varepsilon})$ for some $\varepsilon > 0$ The first term $f(n) = f(n/2) + n = f(n/4) + n/2 + n = \dots$ dominates $= f(n/n) + 2 + 4 + \ldots + n/4 + n/2 + n$





Parallel Processing, Fundamental Concepts



4 Models of Parallel Processing

Expand on the taxonomy of parallel processing from Chap. 1:

- Abstract models of shared and distributed memory
- Differences between abstract models and real hardware

Тор	Topics in This Chapter				
4.1	Development of Early Models				
4.2	SIMD versus MIMD Architectures				
4.3	Global versus Distributed Memory				
4.4	The PRAM Shared-Memory Model				
4.5	Distributed-Memory or Graph Models				
4.6	Circuit Model and Physical Realizations				





4.1 Development of Early Models

Associative memory

Parallel masked search of all words Bit-serial implementation with RAM

Associative processor Add more processing logic to PEs






Table 4.1Entering the second half-century of associative processing

Decade	Events and Advances	Technology	Performance
1940s	Formulation of need & concept	Relays	Mega-bit-OPS
1950s	Emergence of cell technologies	Magnetic, Cryogenic	
1960s	Introduction of basic architectures	Transistors	
1970s	Commercialization & applications	ICs	Giga-bit-OPS
1980s	Focus on system/software issues	VLSI	Tera-bit-OPS
1990s	Scalable & flexible architectures	ULSI, WSI	Peta-bit-OPS









The Flynn-Johnson Classification Revisited

4.2 SIMD versus MIMD Architectures

Most early parallel machines had SIMD designs Attractive to have skeleton processors (PEs) Eventually, many processors per chip High development cost for custom chips, high cost MSIMD and SPMD variants

Most modern parallel machines have MIMD designs COTS components (CPU chips and switches) MPP: Massively or moderately parallel? Tightly coupled versus loosely coupled Explicit message passing versus shared memory

Network-based NOWs and COWs Networks/Clusters of workstations


Grid computing

Vision: Plug into wall outlets for computing power






Parallel Processing, Fundamental Concepts











Parallel Processing, Fundamental Concepts



Removing the Processor-to-Memory Bottleneck




Fig. 4.4 A parallel processor with global memory and processor caches.

Winter 2021



Parallel Processing, Fundamental Concepts



Distributed Shared Memory




Fig. 4.5 A parallel processor with distributed memory.

Winter 2021



Parallel Processing, Fundamental Concepts



4.4 The PRAM Shared-Memory Model




Fig. 4.6 Conceptual view of a parallel random-access machine (PRAM).






Parallel Processing, Fundamental Concepts



PRAM Implementation and Operation



PRAM Cycle:

All processors read memory locations of their choosing

All processors compute one step independently

All processors store results into memory locations of their choosing

Fig. 4.7 PRAM with some hardware details shown.

Winter 2021





4.5 Distributed-Memory or Graph Models




Fig. 4.8 The sea of interconnection networks.





Parallel Processing, Fundamental Concepts



Some Interconnection Networks (Table 4.2)

Network name(s)	Number of nodes	Network diameter	Bisection width	Node degree	Local links?
1D mesh (linear array)	k	k-1	1	2	Yes
1D torus (ring, loop)	k	<i>k</i> /2	2	2	Yes
2D Mesh	k^2	2k - 2	k	4	Yes
2D torus (<i>k</i> -ary 2-cube)	k^2	k	2 <i>k</i>	4	Yes ¹
3D mesh	<i>k</i> ³	3k - 3	k^2	6	Yes
3D torus (<i>k</i> -ary 3-cube)	<i>k</i> ³	3 <i>k</i> /2	$2k^{2}$	6	Yes ¹
Pyramid	$(4k^2 - 1)/3$	$2 \log_2 k$	2k	9	No
Binary tree	$2^{l} - 1$	2l - 2	1	3	No
4-ary hypertree	$2^{l}(2^{l+1}-1)$	21	2^{l+1}	6	No
Butterfly	$2^{l}(l+1)$	21	2^l	4	No
Hypercube	2^l	l	2^{l-1}	l	No
Cube-connected cycles	$2^l l$	21	2^{l-1}	3	No
Shuffle-exchange	2^l	2l - 1	$\geq 2^{l-1}/l$	4 unidir.	No
De Bruijn	2^l	l	$2^{l}/l$	4 unidir.	No

¹ With folded layout

Winter 2021



Parallel Processing, Fundamental Concepts



4.6 Circuit Model and Physical Realizations





Fig. 4.9 Example of a hierarchical interconnection architecture.

Winter 2021






A Million-Server Data Center



Warehouse-Scale Supercomputers



This book, authored by three Google researchers as part of the series "Synthesis Lectures in Computer Architecture," explains the concepts in its 2019 third edition

The 2013 second edition is available on-line:

http://web.eecs.umich.edu/~mosharaf/ Readings/DC-Computer.pdf

Computer as:



Winter 2021





Signal Delay on Wires No Longer Negligible




Fig. 4.10 Intrachip wire delay as a function of wire length.


Winter 2021





Pitfalls of Scaling up (Fig. 4.11)

If the weight of ant grows by a factor of one trillion, the thickness of its legs must grow by a factor of one million to support the new weight



Scaled up ant collapses under own weight.



