Plenum Sedex in Computer Science-

Introduction to Parallel Processing

Algorithms and Architectures



Behrooz Parhami

Part II Extreme Models

	Part I: Fundamental Concepts	Background and Motivation Complexity and Models	 Introduction to Parallelism A Taste of Parallel Algorithms Parallel Algorithm Complexity Models of Parallel Processing 	
tions	Part II: Extreme Models	Abstract View of Shared Memory Circuit Model of Parallel Systems	5. PRAM and Basic Algorithms 6. More Shared-Memory Algorithms 7. Sorting and Selection Networks 8. Other Circuit-Level Examples	
ectural Varia	Part III: Mesh-Based Architectures	Data Movement on 2D Arrays Mesh Algorithms and Variants	9. Sorting on a 2D Mesh or Torus 10. Routing on a 2D Mesh or Torus 11. Numerical 2D Mesh Algorithms 12. Other Mesh-Related Architectures	
Archit	Part IV: Low-Diameter Architectures	The Hypercube Architecture Hypercubic and Other Networks	 Hypercubes and Their Algorithms Sorting and Routing on Hypercubes Other Hypercubic Architectures A Sampler of Other Networks 	
	Part V: Some Broad Topics	Coordination and Data Access Robustness and Ease of Use	17. Emulation and Scheduling 18. Data Storage, Input, and Output 19. Reliable Parallel Processing 20. System and Software Issues	
	Part VI: Implementation Aspects	Control-Parallel Systems Data Parallelism and Conclusion	21. Shared-Memory MIMD Machines 22. Message-Passing MIMD Machines 23. Data-Parallel SIMD Machines 24. Past, Present, and Future	



Fall 2008



About This Presentation

This presentation is intended to support the use of the textbook *Introduction to Parallel Processing: Algorithms and Architectures* (Plenum Press, 1999, ISBN 0-306-45970-1). It was prepared by the author in connection with teaching the graduate-level course ECE 254B: Advanced Computer Architecture: Parallel Processing, at the University of California, Santa Barbara. Instructors can use these slides in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised
First	Spring 2005	Spring 2006	Fall 2008





II Extreme Models

Study the two extremes of parallel computation models:

- Abstract SM (PRAM); ignores implementation issues
- Concrete circuit model; incorporates hardware details
- Everything else falls between these two extremes

Topics in This Part

Chapter 5 PRAM and Basic Algorithms

Chapter 6 More Shared-Memory Algorithms

Chapter 7 Sorting and Selection Networks

Chapter 8 Other Circuit-Level Examples







5 PRAM and Basic Algorithms

PRAM, a natural extension of RAM (random-access machine):

- Present definitions of model and its various submodels
- Develop algorithms for key building-block computations

Тор	Topics in This Chapter							
5.1	PRAM Submodels and Assumptions							
5.2	Data Broadcasting							
5.3	Semigroup or Fan-in Computation							
5.4	Parallel Prefix Computation							
5.5	Ranking the Elements of a Linked List							
5.6	Matrix Multiplication							







5.1 PRAM Submodels and Assumptions



Fig. 4.6 Conceptual view of a parallel random-access machine (PRAM).

Processor *i* can do the following in three phases of one cycle:

- Fetch a value from address s_i in shared memory
- 2. Perform computations on data held in local registers
- 3. Store a value into address *d_i* in shared memory







Types of PRAM



Fig. 5.1 Submodels of the PRAM model.



Fall 2008



Types of CRCW PRAM

CRCW submodels are distinguished by the way they treat multiple writes:

- Undefined: The value written is undefined (CRCW-U)
- Detecting: A special code for "detected collision" is written (CRCW-D)
- Common: Allowed only if they all store the same value (CRCW-C) [This is sometimes called the consistent-write submodel]
- Random: The value is randomly chosen from those offered (CRCW-R)
- Priority: The processor with the lowest index succeeds (CRCW-P)
- Max/Min: The largest/smallest of the values is written (CRCW-M)
- Reduction: The arithmetic sum (CRCW-S), logical AND (CRCW-A), logical XOR (CRCW-X), or another combination of values is written



Fall 2008



Power of CRCW PRAM Submodels

Model U is more powerful than model V if $T_{\cup}(n) = o(T_{\vee}(n))$ for some problem

EREW < CREW < CRCW-D < CRCW-C < CRCW-R < CRCW-P

Theorem 5.1: A *p*-processor CRCW-P (priority) PRAM can be simulated (emulated) by a *p*-processor EREW PRAM with slowdown factor $\Theta(\log p)$.

Intuitive justification for concurrent read emulation (write is similar):

Write the p memory addresses in a list1Sort the list of addresses in ascending order6Remove all duplicate addresses2Access data at desired addresses3Replicate data via parallel prefix computation6

Each of these steps requires constant or O(log p) time





2

2

2 3

5

6

6

1

2

3

5 6

Implications of the CRCW Hierarchy of Submodels

EREW < CREW < CRCW-D < CRCW-C < CRCW-R < CRCW-P

A *p*-processor CRCW-P (priority) PRAM can be simulated (emulated) by a *p*-processor EREW PRAM with slowdown factor $\Theta(\log p)$.

Our most powerful PRAM CRCW submodel can be emulated by the least powerful submodel with logarithmic slowdown

Efficient parallel algorithms have polylogarithmic running times

Running time still polylogarithmic after slowdown due to emulation

We need not be too concerned with the CRCW submodel used

Simply use whichever submodel is most natural or convenient







Some Elementary PRAM Computations



Adding two *n*-vectors and storing the results in a third (base addresses *B*', *B*", *B*)

Convolution of two *n*-vectors: $W_k = \sum_{i+j=k} U_i \times V_j$ (base addresses B_W , B_U , B_V)







5.2 Data Broadcasting

Making *p* copies of *B*[0] by recursive doubling for k = 0 to $\lceil \log_2 p \rceil - 1$ Proc j, $0 \le j < p$, do Copy B[i] into $B[i + 2^k]$ endfor

Can modify the algorithm so that redundant copying does not occur and array bound is not exceeded



Data broadcasting in EREW PRAM Fig. 5.2 via recursive doubling.



EREW PRAM data broadcasting Fig. 5.3 without redundant copying.





All-to-All Broadcasting on EREW PRAM

EREW PRAM algorithm for all-to-all broadcasting Processor *j*, $0 \le j < p$, write own data value into *B*[*j*] for *k* = 1 to *p* – 1 Processor *j*, $0 \le j < p$, do Read the data value in *B*[(*j* + *k*) mod *p*] endfor

This O(*p*)-step algorithm is time-optimal

Naive EREW PRAM sorting algorithm (using all-to-all broadcasting)Processor $j, 0 \le j < p$, write 0 into R[j]for k = 1 to p - 1 Processor $j, 0 \le j < p$, do $i := (j + k) \mod p$ if S[i] < S[j] or S[i] = S[j] and i < jthen R[j] := R[j] + 1endifendifendifor

endfor

Processor *j*, $0 \le j \le p$, write *S*[*j*] into *S*[*R*[*j*]]

Fall 2008





0

p-1

Class Participation: Broadcast-Based Sorting

Each person write down an arbitrary nonnegative integer with 3 or fewer digits on a piece of paper

Students take turn broadcasting their numbers by calling them out aloud

Each student puts an X on paper for every number called out that is smaller than his/her own number, or is equal but was called out before the student's own value

Each student counts the number of Xs on paper to determine the rank of his/her number

Students call out their numbers in order of the computed rank







5.3 Semigroup or Fan-in Computation



This algorithm is optimal for PRAM, but its speedup of $O(p/\log p)$ is not

If we use p processors on a list of size $n = O(p \log p)$, then optimal speedup can be achieved





:0			0:0
:1		ĺ	0:′
:2			0:2
:3			0::
:4			0:4
:5			0:5
:6			0:6
:7			0:7
:8			1:8
:9			2:9

0:0
0:1
0:2
0:3
0:4
0:5
0:6
0:7
0:8
0:9

Fig. 5.4 Semigroup computation in EREW PRAM.

0

Ω



Lower degree of parallelism near the root

Higher degree of parallelism near the leave

Fig. 5.5 Intuitive justification of why parallel slack helps improve the efficiency.



Parallel Processing, Extreme Models



Slide 14

5.4 Parallel Prefix Computation

Same as the first part of semigroup computation (no final broadcasting)

	N				
0	b 0:0	0:0	L 0:0	0:0	0:0
1	1:1	0:1	0:1	0:1	0:1
2	2 :2	1:2	0:2	0:2	0:2
3	3:3	2:3	0:3	0:3	0:3
4	4:4	3:4	1:4	0:4	0:4
5	5:5	4:5	2:5	0:5	0:5
6	6:6	5:6	3:6	0:6	0:6
7	7:7	6:7	4:7	0:7	0:7
8	8:8	7:8	5:8	1:8	0:8
9	9:9	8:9	6:9	2:9	0:9

Fig. 5.6 Parallel prefix computation in EREW PRAM via recursive doubling.



S





A Divide-and-Conquer Parallel-Prefix Algorithm



Fig. 5.7 Parallel prefix computation using a divide-and-conquer scheme.







Another Divide-and-Conquer Algorithm



Fig. 5.8 Another divide-and-conquer scheme for parallel prefix computation.







5.5 Ranking the Elements of a Linked List



List Ranking via Recursive Doubling



Fig. 5.11 Element ranks initially and after each of the three iterations.

Fall 2008





PRAM List Ranking Algorithm



5.6 Matrix Multiplication



PRAM Matrix Multiplication with m^2 Processors



PRAM Matrix Multiplication with *m* Processors



PRAM Matrix Multiplication with Fewer Processors

Algorithm is similar, except that each processor is in charge of computing m/p rows of C

 $\Theta(m^3/p)$ steps: Time-optimal EREW model can be used

A drawback of all algorithms thus far is that only two arithmetic operations (one multiplication and one addition) are performed for each memory access.

This is particularly costly for NUMA shared-memory machines.



More Efficient Matrix Multiplication (for NUMA)



Fig. 5.13 Partitioning the matrices for block matrix multiplication .







Details of Block Matrix Multiplication



Fig. 5.14 How Processor (*i*, *j*) operates on an element of *A* and one block-row of *B* to update one block-row of *C*.







6 More Shared-Memory Algorithms

Develop PRAM algorithm for more complex problems:

- Must present background on the problem in some cases
- Discuss some practical issues such as data distribution

Тор	Topics in This Chapter							
6.1	Sequential Ranked-Based Selection							
6.2	A Parallel Selection Algorithm							
6.3	A Selection-Based Sorting Algorithm							
6.4	Alternative Sorting Algorithms							
6.5	Convex Hull of a 2D Point Set							
6.6	Some Implementation Aspects							







8.1 Searching and Dictionary Operations

Parallel *p*-ary search on PRAM

 $log_{p+1}(n+1) = log_2(n+1) / log_2(p+1) = \Theta(log n / log p) steps$

Speedup $\cong \log p$

Optimal: no comparison-based search algorithm can be faster

A single search in a sorted list can't be significantly speeded up through parallel processing, but all hope is not lost:

Dynamic data (sorting overhead)

Batch searching (multiple lookups)





6.1 Sequential Ranked-Based Selection Selection: Find the (or a) *k*th smallest among *n* elements Example: 5th smallest element in the following list is 1:



Linear-Time Sequential Selection Algorithm



1. if |S| < q {q is a small constant}



O(n)

- then sort S and return the *k*th smallest element of S else divide S into |S|/q subsequences of size qSort each subsequence and find its median Let the |S|/q medians form the sequence T endif
- T(n/q) 2. m = select(T, |T|/2) {find the median m of the |S|/q medians}
 - 3. Create 3 subsequences
 - *L*: Elements of *S* that are < *m*
 - *E*: Elements of *S* that are = m
 - G: Elements of S that are > m
 - 4. if |L| ≥ k
 then return select(L, k)
 else if |L| + |E| ≥ k

then return m





Fall 2008



endif

endif

Parallel Processing, Extreme Models

else return select(G, k - |L| - |E|)

Algorithm Complexity and Examples

T(n) = T(n/q) + T(3n/4) + cn

We must have $q \ge 5$; for q = 5, the solution is T(n) = 20cn

							n	/q	sub	lis	sts	of	Ē	y e	le	eme	ent	S							
S	6	4	5	6	7	1	5	3	8 2	-	L O	3	4	5	6	5 2	2 1	Ľ	7	1	4	5	4	9	5
Tm				6	. —	_		3		-		 3 3				2	2			_		5			
	1	2	1	0	2	1	1	3	3	6	54	5	6	7	5	8	4	5	6	7	4	5	4	9	5
		I	 I []		7		-	E	 E =	2					G	 ;	G =	10	5						
To fi	nd	th	e 5	ōth	sr	nal	lest	ele	eme	nt i	n S,	Se	eleo	ct t	he	5t	h s	sm	all	es	t e	len	nei	nt i	n <i>L</i>
S	1 	2	1	0	2	1 -	1 						Т	he	9tł	า ร	ma	alle	est	t el	err	nen	nt c	of S	S is 3.
T			1				1																		
m	0 - L		1 	1 E	1 7	1	1	2 2 G					T fc e	he oun lem	13 [:] d l ner	th by nt i	sn se n (nal eleo G.	lle: cti	st e ng	ele th	me e 4	ent th	of sn	S is nallest
Ans	we	r: 1																							
Fa	ll 20	800		U	JC	CS	B		Para	allel P	roces	sing,	Ext	reme	e Mc	odels	S		[bP		SI	ide 31

6.2 A Parallel Selection Algorithm



Algorithm Complexity and Efficiency

$$T(n,p) = T(n^{1-x},p) + T(3n/4,p) + cn^{x}$$

The solution is O(*n*^{*x*}); verify by substitution

Speedup =
$$\Theta(n) / O(n^x) = \Omega(n^{1-x}) = \Omega(p)$$

Efficiency = $\Omega(1)$
Work $(n, p) = pT(n, p) = \Theta(n^{1-x}) \Theta(n^x) = \Theta(n)$

Remember $p = O(n^{1-x})$

No, because

in asymptotic

O(log *n*) terms

compared with

O(n^x) terms

analysis,

several

we ignored

What happens if we set x to 1? (i.e., use one processor) $T(n, 1) = O(n^{x}) = O(n)$

What happens if we set x to 0? (i.e., use *n* processors)

 $T(n, n) = O(n^{x}) = O(1)$?



Slide 33



6.3 A Selection-Based Sorting Algorithm



Algorithm Complexity and Efficiency

$$T(n, p) = 2T(n/k, 2p/k) + cn^{x}$$

The solution is $O(n^x \log n)$; verify by substitution

Speedup $(n, p) = \Omega(n \log n) / O(n^{x} \log n) = \Omega(n^{1-x}) = \Omega(p)$ Efficiency = speedup / $p = \Omega(1)$ Work $(n, p) = pT(n, p) = \Theta(n^{1-x}) \Theta(n^{x} \log n) = \Theta(n \log n)$

What happens if we set x to 1? (i.e., use one processor) $T(n, 1) = O(n^x \log n) = O(n \log n)$ Remember $p = O(n^{1-x})$

Our asymptotic analysis is valid for x > 0 but not for x = 0;

i.e., *PRAMselectionsort* cannot sort *p* keys in optimal O(log *p*) time.







Example of Parallel Sorting

S: 6 4 5 6 7 1 5 3 8 2 1 0 3 4 5 6 2 1 7 0 4 5 4 9 5

Threshold values for k = 4 (i.e., $x = \frac{1}{2}$ and $p = n^{1/2}$ processors):

	$m_0 = -\infty$
<i>n</i> / <i>k</i> = 25/4 ≅ 6	$m_1 = PRAMselect(S, 6, 5) = 2$
2 <i>n/k</i> = 50/4 ≅ 13	$m_2 = PRAMselect(S, 13, 5) = 4$
3 <i>n/k</i> = 75/4 ≅ 19	$m_3 = PRAMselect(S, 19, 5) = 6$
	$m_{\star} = +\infty$

T: 0 0 1 1 1 2 2 3 3 4 4 4 4 5 5 5 5 6 6 6 7 7 8 9

Fall 2008




6.4 Alternative Sorting Algorithms

Sorting via random sampling (assume $p \ll \sqrt{n}$)

Given a large list S of inputs, a random sample of the elements can be used to find *k* comparison thresholds

It is easier if we pick k = p, so that each of the resulting subproblems is handled by a single processor

Parallel randomized sort PRAMrandomsort(S, p)

- 1. Processor *j*, $0 \le j < p$, pick $|S|/p^2$ random samples of its |S|/p elements and store them in its corresponding section of a list *T* of length |S|/p
- 2. Processor 0 sort the list T

{comparison threshold m_i is the $(i|S|/p^2)$ th element of T}

3. Processor *j*, $0 \le j < p$, store its elements falling

in (m_i, m_{i+1}) into T(i)

4. Processor *j*, $0 \le j \le p$, sort the sublist *T*(*j*)





Parallel Radixsort

In binary version of *radixsort*, we examine every bit of the *k*-bit keys in turn, starting from the LSB In Step *i*, bit *i* is examined, $0 \le i < k$ Records are stably sorted by the value of the *i*th key bit

Binary	Input list	Sort by LSB	Sort by middle bit	Sort by MSB
forms	5 (101)	4 (100)	4 (100)	_1 (001)
	7 (111)	2 (010)	5 (101)	2 (010)
Question:	3 (011)	<u>2 (010)</u>	<u>1 (001)</u>	2 (010)
How are	1 (001)	5 (101)	2 (010)	<u>3 (011)</u>
the data	4 (100)	/ 7 (111) /	2 (010)	4 (100)
movements	2 (010)	3 (011)	7 (111)	5 (101)
performed?	7 (111)	1 (001)	3 (011)	7 (111)
	2 (010)	7 (111)	7 (111)	7 (111)





Data Movements in Parallel Radixsort

Input list	Compl. of bit 0	Diminished prefix sums	Bit 0	Prefix sums plus 2	Shifted list
5 (101)	0	_	1	1 + 2 = 3	4 (100)
7 (111)	0	_	1	2 + 2 = 4	2 (010)
3 (011)	0	_	1	3 + 2 = 5	<u>2 (010)</u>
1 (001)	0	—	1	4 + 2 = 6	5 (101)
4 (100)	1	0	0	—	7 (111)
2 (010)	1	1	0	—	3 (011)
7 (111)	0	—	1	5 + 2 = 7	1 (001)
2 (010)	1	2	0	-	7 (111)

Running time consists mainly of the time to perform 2k parallel prefix computations: O(log *p*) for *k* constant







6.5 Convex Hull of a 2D Point Set



PRAM Convex Hull Algorithm

Parallel convex hull algorithm PRAMconvexhull(S, p)

- 1. Sort point set by *x* coordinates
- 2. Divide sorted list into \sqrt{p} subsets Q^(*i*) of size \sqrt{p} , $0 \le i < \sqrt{p}$
- 3. Find convex hull of each subset $Q^{(i)}$ using \sqrt{p} processors
- 4. Merge \sqrt{p} convex hulls CH($Q^{(i)}$) into overall hull CH(Q)



Fig. 6.4 Multiway divide and conquer for the convex hull problem







Merging of Partial Convex Hulls



Tangent lines are found through binary search in log time

Analysis:

T(p, p)= $T(p^{1/2}, p^{1/2}) + c \log p$ $\approx 2c \log p$

The initial sorting also takes O(log *p*) time

(b) Points of CH(Q(*i*)) from A to B are on CH(Q)

Fig. 6.5 Finding points in a partial hull that belong to the combined hull.

Fall 2008



Parallel Processing, Extreme Models



Slide 42

6.6 Some Implementation Aspects

This section has been expanded; it will eventually become a separate chapter



Fig. 4.3 A parallel processor with global (shared) memory.







Processor-to-Memory Network



An 8×8 crossbar switch

Crossbar switches offer full permutation capability (they are *nonblocking*), but are complex and expensive: $O(p^2)$

Even with a permutation network, full PRAM functionality is not realized: two processors cannot access different addresses in the same memory module

Practical processor-tomemory networks cannot realize all permutations (they are *blocking*)







Bus-Based Interconnections

Single-bus system:

Bandwidth bottleneck Bus loading limit Scalability: very poor Single failure point Conceptually simple Forced serialization



Multiple-bus system:

Bandwidth improved Bus loading limit Scalability: poor More robust More complex scheduling Simple serialization







Back-of-the-Envelope Bus Bandwidth Calculation

Single-bus system:

Bus frequency: 0.5 GHz Data width: 256 b (32 B) Mem. Access: 2 bus cycles $(0.5G)/2 \times 32 = 8 \text{ GB/s}$

Bus cycle = 2 nsMemory cycle = 100 ns 1 mem. cycle = 50 bus cycles

Multiple-bus system:

Peak bandwidth multiplied by the number of buses (actual bandwidth is likely to be much less)









Hierarchical Bus Interconnection



Fig. 4.9 Example of a hierarchical interconnection architecture.





Parallel Processing, Extreme Models



Slide 47

Removing the Processor-to-Memory Bottleneck



Fig. 4.4 A parallel processor with global memory and processor caches.







Why Data Caching Works

Hit rate r (fraction of memory accesses satisfied by cache)

$$C_{\text{eff}} = C_{\text{fast}} + (1 - r)C_{\text{slow}}$$

Cache parameters:

Size Block length (line width) **Placement policy Replacement policy** Write policy

Data storage Fig. 18.1 and access in a two-way set-associative cache.



Fall 2008



Benefits of Caching Formulated as Amdahl's Law



This corresponds to the miss-rate fraction 1 - r of accesses being unaffected and the hit-rate fraction r (almost 1) being speeded up by a factor C_{slow}/C_{fast}

Generalized form of Amdahl's speedup formula:

S =
$$1/(f_1/p_1 + f_2/p_2 + \ldots + f_m/p_m)$$
, with $f_1 + f_2 + \ldots + f_m = 1$

In this case, a fraction 1 - r is slowed down by a factor $(C_{slow} + C_{fast})/C_{slow}$, and a fraction *r* is speeded up by a factor C_{slow}/C_{fast}





18.2 Cache Coherence Protocols



Fig. 18.2 Various types of cached data blocks in a parallel processor with global memory and processor caches.







Example: A Bus-Based Snoopy Protocol

Each transition is labeled with the event that triggers it, followed by the action(s) that must be taken









Implementing a Snoopy Protocol



Fall 2008





Distributed Shared Memory



Fig. 4.5 A parallel processor with distributed memory.







Example: A Directory-Based Protocol



Fig. 18.4 States and transitions for a directory entry in a directory-based coherence protocol (*c* denotes the cache sending the message).







Implementing a Directory-Based Protocol

Sharing set implemented as a bit-vector (simple, but not scalable)

When there are many more nodes (caches) than the typical size of a sharing set, a list of sharing units may be maintained in the directory



The sharing set can be maintained as a distributed doubly linked list (will discuss in Section 18.6 in connection with the SCI standard)





Parallel Processing, Extreme Models



Slide 56

Hiding the Memory Access Latency

By assumption, PRAM accesses memoryIlocations right when they are needed, soIprocessing must stall until data is fetchedI

Not a smart strategy: Memory access time = 100s times that of add time



21.3 Vector-Parallel Cray Y-MP



Cray Y-MP's Interconnection Network



Fig. 21.6 The processor-to-memory interconnection network of Cray Y-MP.







Butterfly Processor-to-Memory Network



Fig. 6.9 Example of a multistage memory access network.

Not a full permutation network (e.g., processor 0 cannot be connected to memory bank 2 alongside the two connections shown)

Is self-routing: i.e., the bank address determines the route

A request going to memory bank 3 $(0\ 0\ 1\ 1)$ is routed:

lower upper upper



Slide 60





Butterfly as Multistage Interconnection Network



Fig. 6.9 Example of a multistage memory access network

 $\log_2 p + 1$ Columns of 2-by-2 Switches 000 001 010 Processors 011 100 101 110 111 000 001 Memory Banks 010 011 100 101 110 111

Fig. 15.8 Butterfly network used to connect modules that are on the same side

Generalization of the butterfly network High-radix or *m*-ary butterfly, built of $m \times m$ switches Has m^q rows and q + 1 columns (*q* if wrapped)





Beneš Network



Fig. 15.9 Beneš network formed from two back-to-back butterflies.

A 2^{q} -row Beneš network: Can route any $2^{q} \times 2^{q}$ permutation It is "rearrangeable"







Routing Paths in a Beneš Network

To which memory modules can we connect proc 4 without rearranging the other paths?

What about proc 6?

Fall 2008







16.6 Multistage Interconnection Networks

Numerous indirect or multistage interconnection networks (MINs) have been proposed for, or used in, parallel computers

They differ in topological, performance, robustness, and realizability attributes

We have already seen the butterfly, hierarchical bus, beneš, and ADM networks

Fig. 4.8 (modified) The sea of indirect interconnection networks.



Slide 64



Self-Routing Permutation Networks

Do there exist self-routing permutation networks? (The butterfly network is self-routing, but it is not a permutation network)

Permutation routing through a MIN is the same problem as sorting



Fig. 16.14 Example of sorting on a binary radix sort network.







Partial List of Important MINs

Augmented data manipulator (ADM): aka unfolded PM2I (Fig. 15.12) **Banyan**: Any MIN with a unique path between any input and any output (e.g. butterfly) **Baseline**: Butterfly network with nodes labeled differently **Beneš**: Back-to-back butterfly networks, sharing one column (Figs. 15.9-10) **Bidelta:** A MIN that is a delta network in either direction Butterfly: aka unfolded hypercube (Figs. 6.9, 15.4-5) **Data manipulator**: Same as ADM, but with switches in a column restricted to same state **Delta:** Any MIN for which the outputs of each switch have distinct labels (say 0 and 1 for 2×2 switches) and path label, composed of concatenating switch output labels leading from an input to an output depends only on the output **Flip**: Reverse of the omega network (inputs × outputs) **Indirect cube**: Same as butterfly or omega **Omega**: Multi-stage shuffle-exchange network; isomorphic to butterfly (Fig. 15.19) **Permutation:** Any MIN that can realize all permutations **Rearrangeable**: Same as permutation network **Reverse baseline**: Baseline network, with the roles of inputs and outputs interchanged





Conflict-Free Memory Access

Try to store the data such that parallel accesses are to different banks For many data structures, a compiler may perform the memory mapping



Each matrix column is stored in a different memory module (bank)

Accessing a column leads to conflicts

Fig. 6.6 Matrix storage in column-major order to allow concurrent accesses to rows.





Skewed Storage Format



Fig. 6.7 Skewed matrix storage for conflict-free accesses to rows and columns.



Fall 2008



A Unified Theory of Conflict-Free Access









Linear Skewing Schemes



major order, as a 36-element vector.

Place vector element *i* in memory bank *a* + *bi* mod *B* (word address within bank is irrelevant to conflict-free access; also, *a* can be set to 0)

 A_{ij} is viewed as vector element i + jm

Fig. 6.8 A 6×6 matrix viewed, in column-

With a linear skewing scheme, vector elements k, k + s, k + 2s, ..., k + (B - 1)s will be assigned to different memory banks iff *sb* is relatively prime with respect to the number *B* of memory banks.

A prime value for *B* ensures this condition, but is not very practical.







7 Sorting and Selection Networks

Become familiar with the circuit model of parallel processing:

- Go from algorithm to architecture, not vice versa
- Use a familiar problem to study various trade-offs

Topics in This Chapter			
7.1	What is a Sorting Network?		
7.2	Figures of Merit for Sorting Networks		
7.3	Design of Sorting Networks		
7.4	Batcher Sorting Networks		
7.5	Other Classes of Sorting Networks		
7.6	Selection Networks		







7.1 What is a Sorting Network?


Building Blocks for Sorting Networks



Fig. 7.3 Parallel and bit-serial hardware realizations of a 2-sorter.







Proving a Sorting Network Correct



Fig. 7.4 Block diagram and schematic representation of a 4-sorter.

Method 1: Exhaustive test – Try all *n*! possible input orders

Method 2: Ad hoc proof – for the example above, note that y_0 is smallest, y_3 is largest, and the last comparator sorts the other two outputs

Method 3: Use the zero-one principle – A comparison-based sorting algorithm is correct iff it correctly sorts all 0-1 sequences (2^n tests)





Parallel Processing, Extreme Models



Slide 74

Elaboration on the Zero-One Principle



Deriving a 0-1 sequence that is not correctly sorted, given an arbitrary sequence that is not correctly sorted.

Let outputs y_i and y_{i+1} be out of order, that is $y_i > y_{i+1}$

Replace inputs that are strictly less than y_i with 0s and all others with 1s

The resulting 0-1 sequence will not be correctly sorted either





Parallel Processing, Extreme Models



Slide 75

7.2 Figures of Merit for Sorting Networks

Cost: Number of In the following example, we have 5 comparators

Delay: Number of levels

The following 4-sorter has 3 comparator levels on its critical path

 $\textbf{Cost} \times \textbf{Delay}$

The cost-delay product for this example is 15





Fig. 7.4 Block diagram and schematic representation of a 4-sorter.







Cost as a Figure of Merit



n = 9, 25 modules, 9 levels



n = 10, 29 modules, 9 levels







n = 16, 60 modules, 10 levels

Fig. 7.5 Some low-cost sorting networks.



Fall 2008



Delay as a Figure of Merit



These 3 comparators constitute one level

Fall 2008



n = 9, 25 modules, 8 levels





n = 12, 40 modules, 8 levels



n = 16, 61 modules, 9 levels

Fig. 7.6 Some fast sorting networks.





Cost-Delay Product as a Figure of Merit



The most cost-effective *n*-sorter may be neither the fastest design, nor the lowest-cost design







7.3 Design of Sorting Networks



Fig. 7.7 Brick-wall 6-sorter based on odd-even transposition.







Insertion Sort and Selection Sort



Fig. 7.8 Sorting network based on insertion sort or selection sort.

Fall 2008



Parallel Processing, Extreme Models



Slide 81

Theoretically Optimal Sorting Networks



Unfortunately, AKS networks are not practical owing to large (4-digit) constant factors involved; improvements since 1983 not enough







7.4 Batcher Sorting Networks



Fig. 7.9 Batcher's even–odd merging network for 4 + 7 inputs.







Proof of Batcher's Even-Odd Merge



Batcher's Even-Odd Merge Sorting



Fig. 7.10 The recursive structure of Batcher's even-odd merge sorting network.

Batcher's
$$(m, m)$$
 even-odd merger,
for m a power of 2:
$$C(m) = 2C(m/2) + m - 1$$
$$= (m-1) + 2(m/2 - 1) + 4(m/4 - 1) + \dots$$
$$= m \log_2 m + 1$$
$$D(m) = D(m/2) + 1 = \log_2 m + 1$$
$$Cost \times Delay = \Theta(m \log^2 m)$$

Batcher sorting networks based on the even-odd merge technique:

 $C(n) = 2C(n/2) + (n/2)(\log_2(n/2)) + 1$ $\cong n(\log_2 n)^2/2$

$$D(n) = D(n/2) + \log_2(n/2) + 1$$

= $D(n/2) + \log_2 n$
= $\log_2 n (\log_2 n + 1)/2$

 $Cost \times Delay = \Theta(n \log^4 n)$





Example Batcher's Even-Odd 8-Sorter



Bitonic-Sequence Sorter



Fall 2008



Batcher's Bitonic Sorting Networks



Fig. 7.12 The recursive structure of Batcher's bitonic sorting network.



2-input 4-input bitonicsorters sequence sorters 8-input bitonicsequence sorter

Fig. 7.13 Batcher's bitonic sorting network for eight inputs.





7.5 Other Classes of Sorting Networks



Fig. 7.14 Periodic balanced sorting network for eight inputs.

Desirable properties:

a. Regular / modular (easier VLSI layout).

b. Simpler circuits via reusing the blocks

c. With an extra block tolerates some faults (missed exchanges)

d. With 2 extra blocks provides tolerance to single faults (a missed or incorrect exchange)

e. Multiple passes through faulty network (graceful degradation)

f. Single-block design becomes fault-tolerant by using an extra stage







Shearsort-Based Sorting Networks (1)









Shearsort-Based Sorting Networks (2)



Fig. 7.16 Design of an 8-sorter based on shearsort on 2×4 mesh.

Fall 2008



Parallel Processing, Extreme Models



Slide 91

7.6 Selection Networks



Deriving an (8, 3)-selector from Batcher's even-odd merge 8-sorter.







Categories of Selection Networks

Unfortunately we know even less about selection networks than we do about sorting networks.

One can define three selection problems [Knut81]:

- I. Select the *k* smallest values; present in sorted order
- II. Select kth smallest value
- III. Select the k smallest values; present in any order

Circuit and time complexity: (I) hardest, (III) easiest







Type-III Selection Networks



Figure 7.17 A type III (8, 4)-selector.

8-Classifier







8 Other Circuit-Level Examples

Complement our discussion of sorting and sorting nets with:

- Searching, parallel prefix computation, Fourier transform
- Dictionary machines, parallel prefix nets, FFT circuits

Topics in This Chapter	
8.1	Searching and Dictionary Operations
8.2	A Tree-Structured Dictionary Machine
8.3	Parallel Prefix Computation
8.4	Parallel Prefix Networks
8.5	The Discrete Fourier Transform
8.6	Parallel Architectures for FFT







8.1 Searching and Dictionary Operations

Parallel *p*-ary search on PRAM

 $log_{p+1}(n+1) = log_2(n+1) / log_2(p+1) = \Theta(log n / log p) steps$

Speedup $\cong \log p$

Optimal: no comparison-based search algorithm can be faster

A single search in a sorted list can't be significantly speeded up through parallel processing, but all hope is not lost:

Dynamic data (sorting overhead)

Batch searching (multiple lookups)





Dictionary Operations

Basic dictionary operations: record keys $x_0, x_1, \ldots, x_{n-1}$

search(y)Find record with key y; return its associated datainsert(y, z)Augment list with a record: key = y, data = zdelete(y)Remove record with key y; return its associated data

Some or all of the following operations might also be of interest:

findmin findmax findmed findbest(y) findnext(y) findprev(y) extractmin extractmax extractmed

Find record with smallest key; return data
Find record with largest key; return data
Find record with median key; return data
Find record with key "nearest" to *y*Find record whose key is right after *y* in sorted order
Find record whose key is right before *y* in sorted order
Remove record(s) with min key; return data
Remove record(s) with max key; return data
Remove record(s) with median key value; return data

Priority queue operations: findmin, extractmin (or findmax, extractmax)





8.2 A Tree-Structured Dictionary Machine



Fig. 8.1 A tree-structured dictionary machine.

Combining in the triangular nodes

search(y): Pass OR
of match signals &
data from "yes" side

findmin/findmax: Pass smaller/larger of two keys & data

findmed: Not supported here

findbest(y): Pass the larger of two match-degree indicators along with associated record

0.1 A liee-siluciuleu ulcilonal y machine







Insertion and Deletion in the Tree Machine



Figure 8.2 Tree machine storing 5 records and containing 3 free slots.

Fall 2008





Systolic Data Structures



8.3 Parallel Prefix Computation

Example: Prefix sums

Sequential time with one processor is O(n)Simple pipelining does not help









Improving the Performance with Pipelining

Ignoring pipelining overhead, it appears that we have achieved a speedup of 4 with 3 "processors." Can you explain this anomaly? (Problem 8.6a)



Fig. 8.5 High-throughput prefix computation using a pipelined function unit.







8.4 Parallel Prefix Networks



Fig. 8.6 Prefix sum network built of one n/2-input network and n-1 adders.







Example of Brent-Kung Parallel Prefix Network



Fig. 8.8 Brent–Kung parallel prefix graph for n = 16.







Another Divide-and-Conquer Design

Ladner-Fischer construction



$$C(n) = 1(n/2) + 1$$

= $\log_2 n$
$$C(n) = 2C(n/2) + n/2$$

= $(n/2) \log_2 n$

T(-10) + 4

-

Simple Ladner-Fisher Parallel prefix network (its delay is optimal, but has fan-out issues if implemented directly)

Fig. 8.7 Prefix sum network built of two *n*/2-input networks and *n*/2 adders.







Example of Kogge-Stone Parallel Prefix Network



C(n) = (n-1) + (n-2)+(n-4)+...+n/2 $= n \log_2 n - n - 1$

Optimal in delay, but too complex in number of cells and wiring pattern







Comparison and Hybrid Parallel Prefix Networks



Linear-Cost, Optimal Ladner-Fischer Networks

Define a type-x parallel prefix network as one that: Produces the leftmost output in optimal $\log_2 n$ time Yields all other outputs with at most x additional delay

Note that even the Brent-Kung network produces the leftmost output in optimal time

We are interested in building a type-0 overall network, but can use type-x networks (x > 0) as component parts



Recursive construction of the fastest possible parallel prefix network (type-0)




8.5 The Discrete Fourier Transform

DFT yields output sequence y_i based on input sequence x_i ($0 \le i < n$)

$$y_i = \sum_{j=0 \text{ to } n-1} \omega_n^{ij} x_j$$
 O(n^2)-time naïve algorithm
where ω_n is the *n*th primitive root of unity; $\omega_n^n = 1$, $\omega_n^j \neq 1$ ($1 \le j < n$)

Examples: ω_4 is the imaginary number *i* and $\omega_3 = (-1 + i\sqrt{3})/2$

The inverse DFT is almost exactly the same computation:

$$x_i = (1/n) \sum_{j=0 \text{ to } n-1} \omega_n^{-ij} y_j$$

Fast Fourier Transform (FFT):

 $O(n \log n)$ -time DFT algorithm that derives *y* from half-length sequences *u* and *v* that are DFTs of even- and odd-indexed inputs, respectively

$$y_i = u_i + \omega_n^{\ i} v_i$$
 (0 \le
 $y_{i+n/2} = u_i + \omega_n^{\ i+n/2} v_i$

 $T(n) = 2T(n/2) + n = n \log_2 n$ $T(n) = T(n/2) + 1 = \log_2 n$

sequentially in parallel



Parallel Processing, Extreme Models



Application of DFT to Spectral Analysis



Frequency spectrum of received tone



Parallel Processing, Extreme Models



Application of DFT to Smoothing or Filtering



8.6 Parallel Architectures for FFT



Fig. 8.11 Butterfly network for an 8-point FFT.



Fall 2008

Parallel Processing, Extreme Models



Slide 112

Variants of the Butterfly Architecture



Fig. 8.12 FFT network variant and its shared-hardware realization.





Parallel Processing, Extreme Models



Slide 113

Computation Scheme for 16-Point FFT





Another Circuit Model: Artificial Neural Nets



Feedforward network

Three layers: input, hidden, output No feedback

Recurrent network

Simple version due to Elman Feedback from hidden nodes to special nodes at the input layer

Hopfield network

All connections are bidirectional

Diagrams from http://www.learnartificialneuralnetworks.com/

Parallel Processing, Extreme Models



Slide 116



Fall 2008

