
Pleasant Sectors in Computer Science

Introduction to Parallel Processing

Algorithms and Architectures



Behrooz Parhami

Part III Mesh-Based Architectures

	Part I: Fundamental Concepts	Background and Motivation Complexity and Models	 Introduction to Parallelism A Taste of Parallel Algorithms Parallel Algorithm Complexity Models of Parallel Processing 			
Architectural Variations	Part II: Extreme Models	Abstract View of Shared Memory Circuit Model of Parallel Systems	5. PRAM and Basic Algorithms 6. More Shared-Memory Algorithms 7. Sorting and Selection Networks 8. Other Circuit-Level Examples			
	Part III: Mesh-Based Architectures	Data Movement on 2D Arrays Mesh Algorithms and Variants	9. Sorting on a 2D Mesh or Torus 10. Routing on a 2D Mesh or Torus 11. Numerical 2D Mesh Algorithms 12. Other Mesh-Related Architectures			
	Part IV: Low-Diameter Architectures	The Hypercube Architecture Hypercubic and Other Networks	13. Hypercubes and Their Algorithms 14. Sorting and Routing on Hypercubes 15. Other Hypercubic Architectures 16. A Sampler of Other Networks			
	Part V: Some Broad Topics	Coordination and Data Access Robustness and Ease of Use	17. Emulation and Scheduling 18. Data Storage, Input, and Output 19. Reliable Parallel Processing 20. System and Software Issues			
	Part VI: Implementation Aspects	Control-Parallel Systems Data Parallelism and Conclusion	21. Shared-Memory MIMD Machines 22. Message-Passing MIMD Machines 23. Data-Parallel SIMD Machines 24. Past, Present, and Future			







About This Presentation

This presentation is intended to support the use of the textbook *Introduction to Parallel Processing: Algorithms and Architectures* (Plenum Press, 1999, ISBN 0-306-45970-1). It was prepared by the author in connection with teaching the graduate-level course ECE 254B: Advanced Computer Architecture: Parallel Processing, at the University of California, Santa Barbara. Instructors can use these slides in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised
First	st Spring 2005		Fall 2008	Fall 2010
		Winter 2013	Winter 2014	Winter 2016
		Winter 2019	Winter 2020	Winter 2021





III Mesh-Type Architectures

Study mesh, torus, and related interconnection schemes:

- Many modern parallel machines are mesh/torus-based
- Scalability and speed due to short, regular wiring
- Enhanced meshes, variants, and derivative networks

Topics in This Part

Chapter 9 Sorting on a 2D Mesh or Torus

Chapter 10 Routing on a 2D Mesh or Torus

Chapter 11 Numerical 2D Mesh Algorithms

Chapter 12 Mesh-Related Architectures





9 Sorting on a 2D Mesh or Torus


Introduce the mesh model (processors, links, communication):

- Develop 2D mesh sorting algorithms
- Learn about strengths and weaknesses of 2D meshes

Тор	Topics in This Chapter				
9.1	Mesh-Connected Computers				
9.2	The Shearsort Algorithm				
9.3	Variants of Simple Shearsort				
9.4	Recursive Sorting Algorithms				
9.5	A Nontrivial Lower Bound				
9.6	Achieving the Lower Bound				








9.1 Mesh-Connected Computers








MIMD, SPMD, SIMD, or Weak SIMD Mesh



c. SIMD single-port







d. Weak SIMD

All-port: Processor can communicate with all its neighbors at once (in one cycle or time step)

Single-port: Processor can send/receive one message per time step

MIMD: Processors choose their communication directions independently

SIMD: All processors directed to do the same

Weak SIMD: Same direction for all (uniaxis)


Some communication modes.

Winter 2021



Parallel Processing, Mesh-Based Architectures





Torus Implementation without Long Wires

Fig. 9.2 A 5×5 torus folded along its columns. Folding this diagram along the rows will produce a layout with only short links.


Winter 2021



Parallel Processing, Mesh-Based Architectures



Processor Indexing in Mesh or Torus




0	1	2	3
7	6	5	4
8	9	10	11
15	14	13	12

Our focus will be on row-major and snakelike row-major indexing

a. Row-major

b. Snakelike row-major

0	1	4	5
2	¦ 3	6	7
8	9	12	13
10	11	14	15



UCSB




Fig. 9.3 Some linear indexing schemes for the processors in a 2D mesh.

d. Proximity order

Parallel Processing, Mesh-Based Architectures





Register-Based Communication




Fig. 9.4 Reading data from NEWS neighbors via virtual local registers.







Parallel Processing, Mesh-Based Architectures



9.2 The Shearsort Algorithm



Proving Shearsort Correct



Assume that in doing the column sorts, we first sort pairs of elements in the column and then sort the entire column

Sinks down in the next column sort

Fig. 9.6 A pair of dirty rows create at least one clean row in each shearsort iteration

Winter 2021



Parallel Processing, Mesh-Based Architectures



Shearsort Proof (Continued)






Fig. 9.7 The number of dirty rows halves with each shearsort iteration.

After $\log_2 r$ iterations, only one dirty row remains







Parallel Processing, Mesh-Based Architectures



Shearsort Example




Fig. 9.8 Example of shearsort on a 4×4 mesh.

Winter 2021



Parallel Processing, Mesh-Based Architectures



9.3 Variants of Simple Shearsort

Observation: On a linear array, odd-even transposition sort needs only k steps if the "dirty" (unsorted) part of the array is of length k

Keys	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	x Two keys held y by one processor		
Row sort	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Row sort	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		

Shearsort with Multiple Items per Processor

> Perform ordinary shearsort, but replace compare-exchange with merge-split

 $(n/p) \log_2(n/p)$ steps for the initial sort; the rest multiplied by n/p

Fig. 9.9 Example of shearsort on a 4×4 mesh with two keys stored per processor.

The final row sort (snake-like or row-major) is not shown.


Winter 2021




Parallel Processing, Mesh-Based Architectures




9.4 Recursive Sorting Algorithms



1. Sort quadrants



3. Sort columns



4. Apply $4\sqrt{p}$ steps of odd-even transposition along the overall snake

Snakelike sorting order on a square mesh

$$T(p^{1/2}) = T(p^{1/2}/2) + 5.5p^{1/2}$$

Note that row sort in phase 2 needs fewer steps

$$T_{\text{recursive 1}} \cong 11p^{1/2}$$

Fig. 9.10 Graphical depiction of the first recursive algorithm for sorting on a 2D mesh based on four-way divide and conquer.






Parallel Processing, Mesh-Based Architectures



Proof of the $11p^{1/2}$ -Time Sorting Algorithm




Winter 2021



Parallel Processing, Mesh-Based Architectures



Some Programming Considerations




Let *b* (a power of 2) be the block length for snakelike sorting

snakelike-mesh-sort(b)
snakelike-mesh-sort(b/2)
snakelike-row-sort(b)
column-sort(b)
snake-odd-even-xpose(4b)

 $\frac{\text{snakelike-row-sort}(b)}{\text{for } k = 0 \text{ to } b - 1 \text{ Proc } (i, j), j \text{ even, do} \\ \text{case } i, k \\ \text{even, even: if } j ≠ 0 \text{ mod } b \text{ AND} \\ | (R5) < (R3) \text{ then } R5 \leftrightarrow R3 \\ \text{even, odd: if } (R2) < (R5) \text{ then } R2 \leftrightarrow R5 \end{cases}$

. . .







Parallel Processing, Mesh-Based Architectures



Another Recursive Sorting Algorithm



1. Sort quadrants




2. Shuffle row elements

Fig. 9.12 Graphical depiction of the second recursive algorithm for sorting on a 2D mesh based on four-way divide and conquer.

$$T(p^{1/2}) = T(p^{1/2}/2) + 4.5p^{1/2}$$
Note that the distribution in

Note that the distribution in phase 2 needs $\frac{1}{2}p^{1/2}$ steps

$$T_{\text{recursive 2}} \cong 9p^{1/2}$$



3. Sort double columns in snakelike order

Winter 2021




4. Apply $2\sqrt{p}$ steps of odd-even transposition along the overall snake

Parallel Processing, Mesh-Based Architectures




Proof of the $9p^{1/2}$ -Time Sorting Algorithm



Our Progress in Mesh Sorting Thus Far

Lower bounds: Theoretical arguments based on bisection width, and the like

Upper bounds: Deriving/analyzing algorithms and proving them correct






Parallel Processing, Mesh-Based Architectures




9.5 A Nontrivial Lower Bound





Parallel Processing, Mesh-Based Architectures





Proving the Lower Bound

Any of the values 1-63 can be forced into any desired column in sorted order by mixing 0s and 64s in the shaded area

Illustrating the effect of fewer or more 0s in the shaded area. Fig. 9.15


Winter 2021



Parallel Processing, Mesh-Based Architectures

2.8





Proving the Lower Bound

Any of the values 1-63 can be forced into any desired column in sorted order by mixing 0s and 64s in the shaded area

Fig. 9.15 (Alternate version) Illustrating the effect of fewer or more 0s in the shaded area.

Winter 2021




Parallel Processing, Mesh-Based Architectures





9.6 Achieving the Lower Bound

Schnorr-Shamir snakelike sorting

- 1. Sort each block in snakelike order 2) Permute columns such that the columns of each vertical slice are evenly distributed among all slices 3. Sort each block in snakelike order
- 4. Sort columns from top to bottom
- 5. Sort Blocks 0&1, 2&3, . . . of all vertical slices together in snakelike order; i.e., sort within $2p^{3/8} \times p^{3/8}$ submeshes
- 6. Sort Blocks 1&2, 3&4, . . . of all vertical slices together in snakelike order
- 7) Sort rows in snakelike order
- 8. Apply $2p^{3/8}$ steps of odd-even transposition to the snake











Parallel Processing, Mesh-Based Architectures



Elaboration on the $3p^{1/2}$ Lower Bound

In deriving the $3p^{1/2}$ lower bound for snakelike sorting on a square mesh, we implicitly assumed that each processor holds one item at all times







Parallel Processing, Mesh-Based Architectures




10 Routing on a 2D Mesh or Torus

Routing is nonexistent in PRAM, hardwired in circuit model:

- Study point-to-point and collective communication
- Learn how to route multiple data packets to destinations

Topics in This Chapter				
10.1	Types of Data Routing Operations			
10.2	Useful Elementary Operations			
10.3	Data Routing on a 2D Array			
10.4	Greedy Routing Algorithms			
10.5	Other Classes of Routing Algorithms			
10.6	Wormhole Routing			








10.1 Types of Data Routing Operations

Point-to-point communication: one source, one destination

Collective communication

One-to-many: multicast, broadcast (one-to-all), scatter Many-to-one: combine (fan-in), global combine, gather Many-to-many: all-to-all broadcast (gossiping), scatter-gather



Types of Data Routing Algorithms

Oblivious: A source-destination pair leads to a unique path; non-fault-tolerant

Adaptive: One of the available paths is chosen dynamically; can avoid faulty nodes/links or route around congested areas

Degree of adaptivity leads to trade-offs between decision simplicity (e.g., hard to avoid infinite loops) and routing flexibility

Optimal (shortest-path): Only shortest paths considered; can be oblivious or adaptive

Non-optimal (non-shortest-path): Selection of shortest path is not guaranteed, although most algorithms tend to choose a shortest path if possible






CS Parallel Processing, Mesh-Based Architectures




Our First Encounter with Data Routing Issues

Shared memory: Processors can communicate by storing data into and reading data from the memory

Circuit model: Sending results from one part of the system to other parts is hardwired at design time



Sorting network



Graph model: We must specify the routing process explicitly






Parallel Processing, Mesh-Based Architectures



1-to-1 Communication (Point-to-Point Messages)




Message sources, destinations, and routes



Routing Operations Specific to Meshes

Data compaction or packing

Move scattered data elements to the smallest possible submesh (e.g., for problem size reduction)








Fig. 10.1 Example of data compaction or packing.

Random-access write (RAW)

Emulates one write step in PRAM (EREW vs CRCW)

Routing algorithm is critical







Random-access read (RAR)

Can be performed as two RAWs: Write source addresses to destinations; write data back to sources (emulates on PRAM memory read step)





Parallel Processing, Mesh-Based Architectures




10.2 Useful Elementary Operations

Row/Column rotation

All-to-all broadcasting in a row or column

Sorting in various orders Chapter 9



Routing on a Linear Array	0 (d,2) (d,+2)	1 (b,5) (b,+4)	2 (a,0) (a,-2)	3 (e,4) (e,+1)	4	5 (c,1) (c,-4)	Processor number (data, destination) Left-moving Right-moving
(Mesh Row or Column)		(d,+1)	(a,-2) (b,+3)		(e,0)	(c,-4)	Right
,		(a,-1) (d,+1)	(b,+3)		(c,-3)		Left
		(a,-1)	(d,0)	(b,+2)	(c,-3)		Right
Fig. 10.4 Example of	(a,0)			(c,-2) (b,+2)			Left
routing multiple				(c,-2)	(b,+1)		Right
packets on a linear array.			(c,-1)		(b,+1)		Left
integration and gr			1			(b,0)	Right
Winter 2021	CSB	(c, 0) Parallel Proces] ssing, Mesh-B	ased Archite	ectures		Left Slide 34


10.3 Data Routing on a 2D Array

Exclusive random-access write on a 2D mesh: MeshRAW

1. Sort packets in column-major order by destination column number; break ties by destination row number

2. Shift packets to the right, so that each item is in the correct column (no conflict; at most one element in a row headed for a given column)

3. Route the packets within each column




Winter 2021



Parallel Processing, Mesh-Based Architectures



Analysis of Sorting-Based Routing Algorithm



$$T = 3p^{1/2} + o(p^{1/2}) + p^{1/2} + 2p^{1/2} - 2 = 6p^{1/2} + o(p^{1/2}) = 11p^{1/2} + o(p^{1/2})$$

{snakelike sorting}
{odd column reversals}
{row & column routing}

with unidirectional commun.

Node buffer space requirement: 1 item at any given time

Winter 2021




Parallel Processing, Mesh-Based Architectures



10.4 Greedy Routing Algorithms

Greedy algorithm: In each step, try to make the most progress toward the solution based on current conditions or information available

This local or short-term optimization often does not lead to a globally optimal solution; but, problems with optimal greedy algorithms do exist



Analysis of Row-First Greedy Routing

$$T = 2p^{1/2} - 2$$

This optimal time achieved if we give priority to messages that need to go Row i further along a column

Thus far, we have two mesh routing algorithms:

 $6p^{1/2}$ -step, 1 buffer per node

 $2p^{1/2}$ -step, time-optimal, but needs large buffers


Question: Is there a middle ground?



Fig. 10.7 Demonstrating the worst-case buffer requirement with row-first routing.

Parallel Processing, Mesh-Based Architectures





An Intermediate Routing Algorithm

Sort $(p^{1/2}/q) \times (p^{1/2}/q)$ submeshes in column-major order

Perform greedy routing

Let there be r_k packets in B_k headed for column j

Number of row-*i* packets headed for column *j*:

 $\sum_{k=0 \text{ to } q-1} \left[r_k / (p^{1/2}/q) \right] \\ < \sum \left[1 + r_k / (p^{1/2}/q) \right] \\ \le q + (q/p^{1/2}) \sum r_k \le 2q$

So, 2q - 1 buffers suffice






Fig. 10.8 Illustrating the structure of the intermediate routing algorithm.

Parallel Processing, Mesh-Based Architectures



Analysis of the Intermediate Algorithm

Buffers: 2q - 1, Intermediate between 1 and O($p^{1/2}$)

Sort time: $4p^{1/2}/q + o(p^{1/2}/q)$

Routing time: $2p^{1/2}$

Total time:
$$\cong 2p^{1/2} + 4p^{1/2}/q$$

One extreme, q = 1: Degenerates into sorting-based routing

Another extreme, large *q*: Approaches the greedy routing algorithm




Fig. 10.8 Illustrating the structure of the intermediate routing algorithm.

Parallel Processing, Mesh-Based Architectures



10.5 Other Classes of Routing Algorithms

Row-first greedy routing has very good average-case performance, even if the node buffer size is restricted

Idea: Convert any routing problem to two random instances by picking a random intermediate node for each message

Regardless of the routing algorithm used, concurrent writes can degrade the performance

Priority or combining scheme can be built into the routing algorithm so that congestion close to the common destination is avoided




Fig. 10.9 Combining of write requests headed for the same destination.





Parallel Processing, Mesh-Based Architectures




Types of Routing Problems or Algorithms

Static:	Packets to be routed all available at <i>t</i> = 0	
Dynamic:	Packets "born" in the course of computation	
Off-line:	Routes precomputed, stored in tables	
On-line:	Routing decisions made on the fly	
Oblivious:	Path depends only on source and destination	
Adaptive:	Path may vary by link and node conditions	
Deflection:	Any received packet leaves immediately, even if this means misrouting (via detour path); also known as hot-potato routing	









Parallel Processing, Mesh-Based Architectures




10.6 Wormhole Routing


Circuit switching: A circuit is established between source and destination before message is sent (as in old telephone networks)

Advantage: Fast transmission after the initial overhead

Packet switching: Packets are sent independently over possibly different paths

Advantage: Efficient use of channels due to sharing











Route Selection in Wormhole Switching

Routing algorithm must be simple to make the route selection quick Example: row-first routing, with 2-byte header for row & column offsets


But ... care must be taken to avoid excessive blocking and deadlock



(a) Two worms en route to their respective destinations



(b) Deadlock due to circular waiting of four blocked worms






Parallel Processing, Mesh-Based Architectures



Dealing with Conflicts






Parallel Processing, Mesh-Based Architectures




Deadlock in Wormhole Switching



Deadlock avoidance requires a more complicated routing algorithm and/or more conservative routing decisions

... nontrivial performance penalties







Parallel Processing, Mesh-Based Architectures



Deadlock Avoidance via Dependence Analysis



3-by-3 mesh with its links numbered



E-cube routing (row-first)

A sufficient condition for lack of deadlocks is to have a link dependence graph that is cycle-free

Less restrictive models are also possible; e.g., the turn model allows three of four possible turns for each worm

Fig. 10.12 Use of dependence graph to check for the possibility of deadlock




(following shortest path)


Parallel Processing, Mesh-Based Architectures



Deadlock Avoidance via Virtual Channels



Deadlock Avoidance via Routing Restrictions



11 Numerical 2D Mesh Algorithms

Become more familiar with mesh/torus architectures by:


- Developing a number of useful numerical algorithms
- Studying seminumerical applications (graphs, images)

Topics in This Chapter		
11.1	Matrix Multiplication	
11.2	Triangular System of Linear Equations	
11.3	Tridiagonal System of Linear Equations	
11.4	Arbitrary System of Linear Equations	
11.5	Graph Algorithms	
11.6	Image-Processing Algorithms	






11.1 Matrix Multiplication



Another View of Matrix-Vector Multiplication




m-processor linear array for multiplying an *m*-vector by an $m \times m$ matrix.



Parallel Processing, Mesh-Based Architectures



Mesh Matrix Multiplication




Winter 2021




Parallel Processing, Mesh-Based Architectures



Matrix-Vector Multiplication on a Ring








Parallel Processing, Mesh-Based Architectures



Torus Matrix Multiplication




Winter 2021



Parallel Processing, Mesh-Based Architectures



11.2 Triangular System of Linear Equations



Forward Substitution on a Linear Array




Fig. 11.6 Solving a triangular system of linear equations on a linear array.

Winter 2021



Parallel Processing, Mesh-Based Architectures



Triangular Matrix Inversion: Algorithm




Fig. 11.7 Inverting a triangular matrix by solving triangular systems of linear equations.

Winter 2021



Parallel Processing, Mesh-Based Architectures



Triangular Matrix Inversion on a Mesh




Fig. 11.8 Inverting a lower triangular matrix on a 2D mesh.


Winter 2021



Parallel Processing, Mesh-Based Architectures



11.3 Tridiagonal System of Linear Equations








Parallel Processing, Mesh-Based Architectures



Other Types of Diagonal Matrices

Tridiagonal, pentadiagonal, ... matrices arise in the solution of differential equations using finite difference methods

Matrices with more than three diagonals can be viewed as tridiagonal blocked matrices



A pentadiagonal matrix.



Parallel Processing, Mesh-Based Architectures



Odd-Even Reduction

 $l_0 x_{-1} + d_0 x_0 + u_0 x_1 = b_0$ $l_1 x_0 + d_1 x_1 + u_1 x_2 = b_1$ $l_2 x_1 + d_2 x_2 + u_2 x_3 = b_2$ $l_3 x_2 + d_3 x_3 + u_3 x_4 = b_3$

Substitute in even equations to get a tridiagonal system of half the size

$$L_0 x_{-2} + D_0 x_0 + U_0 x_2 = B_0$$

$$L_2 x_0 + D_2 x_2 + U_2 x_4 = B_2$$

$$L_4 x_2 + D_4 x_4 + U_4 x_6 = B_4$$

Sequential solution: T(m) = T(m/2) + cm = 2cm

Use odd equations to find odd-indexed variables in terms of even-indexed ones

$$d_1 x_1 = b_1 - l_1 x_0 - u_1 x_2 d_3 x_3 = b_3 - l_3 x_2 - u_3 x_4$$

The six divides are replaceable with one reciprocation per equation, to find $1/d_j$ for odd *j*, and six multiplies

$$L_{i} = -I_{i} I_{i-1}/d_{i-1}$$

$$D_{i} = d_{i} - I_{i} u_{i-1}/d_{i-1} - u_{i} I_{i+1}/d_{i+1}$$

$$U_{i} = -u_{i} u_{i+1}/d_{i+1}$$

$$B_{i} = b_{i} - I_{i} b_{i-1}/d_{i-1} - u_{i} b_{i+1}/d_{i+1}$$

Winter 2021



Parallel Processing, Mesh-Based Architectures



Architecture for Odd-Even Reduction




Fig. 11.10 The structure of odd-even reduction for solving a tridiagonal system of equations.

Parallel solution: T(m) = T(m/2) + c $= c \log_2 m$

Because we ignored communication, our analysis is valid for PRAM or for an architecture whose topology matches that of Fig. 11.10.


Winter 2021



Parallel Processing, Mesh-Based Architectures



Odd-Even Reduction on a Linear Array



Architecture of Fig. 11.10 can be modified to binary X-tree and then simplified to 2D multigrid

Communication time on linear array: T(m) = 2(1 + 2 + ... + m/2)= 2m - 2


Winter 2021



Parallel Processing, Mesh-Based Architectures



 $\mathbf{x}_6 \mathbf{x}_5 \mathbf{x}_4 \mathbf{x}_3 \mathbf{x}_2 \mathbf{x}_1 \mathbf{x}_0$



11.4 Arbitrary System of Linear Equations

$$2x_{0} + 4x_{1} - 7x_{2} = 3$$

$$3x_{0} + 6x_{1} - 10x_{2} = 4$$

$$-x_{0} + 3x_{1} - 4x_{2} = 6$$

$$Ax = b$$

$$2x_{0} + 4x_{1} - 7x_{2} = 7$$

$$3x_{0} + 6x_{1} - 10x_{2} = 8$$

$$-x_{0} + 3x_{1} - 4x_{2} = -1$$
Divide row 0 by 2;
subtract 3 times
from row 1
(pivoting oper)
Gaussian elimination
$$A$$

$$b$$

$$b$$
for system 1
for system 2
$$Extended matrix A' = \begin{bmatrix} 1 & 2 & -3.5 & 1.5 & 3.5 \\ 0 & 0 & 0.5 & -0.5 & -2.5 \\ 0 & 5 & -7.5 & 7.5 & 2.5 \end{bmatrix}$$
Repeat until
identity matrix
appears in first
n columns;
read solutions
from remaining
columns
$$For yate 201$$
Winter 2021
$$Farallel Processing, Mesh-Based Architectures$$

$$Slide 65$$

Performing One Step of Gaussian Elimination




Fig. 11.12 A linear array performing the first phase of Gaussian elimination.


Winter 2021




Parallel Processing, Mesh-Based Architectures



Gaussian Elimination on a 2D Mesh







Winter 2021



Parallel Processing, Mesh-Based Architectures



Jacobi Methods

Use each equation to find one of the variables in terms of all others

 $\begin{aligned} x_0 &= -2.000 x_1 + 3.500 x_2 + 1.500 \\ x_1 &= -0.500 x_0 + 1.667 x_2 + 0.667 \\ x_2 &= -0.250 x_0 + 0.750 x_1 - 1.500 \end{aligned}$

Iterate: Plug in estimates for the unknowns on the right-hand side to find new estimates on the left-hand side

Example: Estimate $x_0 = 1$, $x_1 = 1$, $x_2 = 1$

Winter 2021



UCSB Parallel Processing, Mesh-Based Architectures



Jacobi Relaxation and Overrelaxation

Jacobi relaxation: Assuming $a_{ii} \neq 0$, solve the *i*th equation for x_i , yielding *m* equations from which new (better) approximations to the answers can be obtained.

 $x_i^{(t+1)} = (1/a_{ii})[b_i - \sum_{j \neq i} a_{ij} x_j^{(t)}]$ $x_i^{(0)} = \text{initial approximation for } x_i$

On an *m*-processor linear array, each iteration takes O(m) steps. The number of iterations needed is $O(\log m)$ if certain conditions are satisfied, leading to $O(m \log m)$ average time.

A variant: Jacobi overrelaxation

$$x_i^{(t+1)} = (1 - \gamma) x_i^{(t)} + (\gamma / a_{ii}) [b_i - \sum_{j \neq i} a_{ij} x_j^{(t)}] \qquad 0 < \gamma \le 1$$

For γ = 1, the method is the same as Jacobi relaxation For smaller γ , overrelaxation may offer better performance

Winter 2021



Parallel Processing, Mesh-Based Architectures



11.5 Graph Algorithms




Fig. 11.15 Matrix representation of directed graphs.





UCSB Parallel Processing, Mesh-Based Architectures



Transitive Closure of a Graph

$A^0 = I$	Paths of length 0 (identity matrix)		
$A^1 = A$	Paths of length 1		
$A^2 = A \times A$	Paths of length 2		
$A^3 = A^2 \times A$	Paths of length 3	etc.	

Compute "powers" of *A* via matrix multiplication, but use AND/OR in lieu of multiplication/addition

Transitive closure of *G* has the adjacency matrix

 $A^* = A^0 + A^1 + A^2 + \dots$


 $A_{ij}^{*} = 1$ iff node *j* is reachable from node *i*

Powers need to be computed up to A^{n-1} (why?)





Parallel Processing, Mesh-Based Architectures



Graph G with adjacency matrix A



Transitive Closure Algorithm


Initialization: Insert the edges (*i*, *i*), $0 \le i \le n - 1$, into the graph

Phase 0 Insert the edge (i, j) into the graph if (i, 0) and (0, j) are in the graph

Phase 1 Insert the edge (i, j) into the graph if (i, 1) and (1, j) are in the graph

Phase *k* Insert the edge (i, j) into the graph if (i, k) and (k, j) are in the graph [Graph $A^{(k)}$ then has an edge (i, j) iff there is a path from *i* to *j* that goes only through nodes $\{1, 2, ..., k\}$ as intermediate hops]

Phase n - 1 Graph $A^{(n-1)}$ is the answer A^*



Graph *G* with adjacency matrix *A*

Winter 2021



Parallel Processing, Mesh-Based Architectures



Transitive Closure on a 2D Mesh

The key to the algorithm is to ensure that each phase takes constant time; overall O(n) steps. This would be optimal on an $n \times n$ mesh because the best sequential algorithm needs $O(n^3)$ time.




Fig. 11.16 Transitive closure algorithm on a 2D mesh.

Winter 2021



Parallel Processing, Mesh-Based Architectures




0


Slide 74

2

Elimination of Broadcasting via Retiming



Example of systolic retiming by delaying the inputs to C_L and advancing the outputs from C_L by *d* units [Fig. 12.8 in *Computer Arithmetic: Algorithms and Hardware Designs*, by Parhami, Oxford, 2000]




Winter 2021

Parallel Processing, Mesh-Based Architectures



Systolic Retiming for Transitive Closure

Add 2n - 2 = 6 units of delay to edges crossing cut 1 Move 6 units of delay from inputs to outputs of node (0, 0)






Parallel Processing, Mesh-Based Architectures

SPOTED S

11.6 Image Processing Algorithms

Labeling connected components in a binary image (matrix of pixels)



The reason for considering diagonally adjacent pixels parts of the same component. Worst-case component showing that a naïve "propagation" algorithm may require O(p) time.

Winter 2021



Parallel Processing, Mesh-Based Architectures



Recursive Component Labeling on a 2D Mesh




Fig. 11.18 Connected components in an 8×8 binary image.

Fig. 11.19 Finding the connected components via divide and conquer.

$$T(p) = T(p/4) + O(p^{1/2}) = O(p^{1/2})$$





Parallel Processing, Mesh-Based Architectures



	Initial image									After step 1								After step 2								
Levialdi's	0	1	0	1	0	0	1	0	[0	0	0	0	0	0	0	0]	0	0	0	0	0	0	0	0
	0	1	1	1	0	0	1	1		0	1	1	1	0	0	1	1		0	0	1	1	0	0	0	1
Algorithm		0	0	0	1	0	1	1		0	1	0	0	1	0	1	1		0	1	1	0	1	0	1	1
	0	1	1	1	0	0	1	0		0	1	1	1	1	0	1	1		0	1	1	1	1	0	1	1
0 1 1 1 0 is changed to	1 0	1	0	0	0	1	0	1		0	1	1	0	0	0	1	1		0	1	1	1	0	0	1	1
$\begin{array}{cccc} 0 & 1 & 1 & 1 & 0 & \text{is changed to} \\ 1 & 0 & 1 & 0 & \text{if } N = W = 1 \end{array}$	1	1	0	0	1	0	0	0		0	1	0	0	0	1	0	0		0	1	1	0	0	0	1	0
	0	1	1	0	0	1	0	1		0	1	1	0	0	1	0	0		0	1	1	0	0	1	0	0
0 <u>0</u> 1 is changed to	0 0	0	0	1	0	0	1	0		0	0	0	1	0	0	1	1		0	0	0	1	0	0	1	1
$0 \qquad \text{if } N = W = NW =$	0							1								ī	1	1								
	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Figure 11.20	0	0	0	1	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Transformation or		0	1	1	1	0	0	1		0	0	0	1	1	0	0	0		0	0	0	0	1	0	0	0
		1	1	1	1	0	1	1		0	0	1	1	1	0	0	1		0	0	0	1	1	0	0	0
rewriting rules for	0	1	1	1	1	0	1	1		0	1	1	1	1	0	1	1		0	0	1	1	1	0	0	1
Levialdi's algorithm in	0	1	1	1	0	0	1	1		0	1	1	1	1	0	1	1		0	1		1	1	0	1	1
the shrinkage phase	0	1	1	0	0	0	1	0		0	1	1	0	0	0	1	1		0	1	1	1	0	0	1	1
(no other pixel changes).		0	0	1	0	0	1	1		0	0	0	1	0	0	1	1		0	0	0	1	0	0	1	1
(no other pixel changes).																										
	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Figure 11 21 Example	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Figure 11.21 Example	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
of the shrinkage phase	0	0	0	0	1	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
of Levialdi's component		0	0	1	1	0	0	0		0	0	0	0	1	0	0	0		0	0	0	0	0	0	0	0
labeling algorithm.	0	0	1	1	1	0	0	1		0	0	0	1		0	0	0		0	0	0	0	1	0	0	0
	0	1	1	1	1	0	1	1		0	0	1	1	1	0	0	1		0	0	0	1	1	0	0	0
	0	0	0	1	0	0	1	1		0	0	0	1	1	0	1	1		0	0	0	1	1	0	0	
	After step 6					After step 7								After step 8												

Winter 2021



Parallel Processing, Mesh-Based Architectures



Analysis and Proof of Levialdi's Algorithm

0 1 1 1 0 is changed to 1
1 0 1 1 0 if
$$N = W = 1$$

 $\begin{array}{cccc} 0 & 0 & 1 \text{ is changed to } 0 \\ 0 & 1 & \text{if } N = W = NW = 0 \end{array}$

Figure 11.20 Transformation or rewriting rules for Levialdi's algorithm in the shrinkage phase (no other pixel changes).

Latency of Levialdi's algorithm $T(n) = 2n^{1/2} - 1$ {shrinkage} + $2n^{1/2} - 1$ {expansion}



Component do not merge in shrinkage phase Consider a 0 that is about to become a 1 If any y is 1, then already connected If z is 1 then it will change to 0 unless at least one neighboring y is 1





Parallel Processing, Mesh-Based Architectures




12 Mesh-Related Architectures

Study variants of simple mesh and torus architectures:

- Variants motivated by performance or cost factors
- Related architectures: pyramids and meshes of trees


Topics in This Chapter						
12.1	Three or More Dimensions					
12.2	Stronger and Weaker Connectivities					
12.3	Meshes Augmented with Nonlocal Links					
12.4	Meshes with Dynamic Links					
12.5	Pyramid and Multigrid Systems					
12.6	Meshes of Trees					








12.1 Three or More Dimensions





Parallel Processing, Mesh-Based Architectures






Winter 2021



Parallel Processing, Mesh-Based Architectures






Winter 2021

Parallel Processing, Mesh-Based Architectures





A variant of shearsort is available, but Kunde's algorithm is faster and simpler Sorting on 3D mesh (zyx order; reverse of node index)


Phase 1: Sort elements on each zx plane into zx order
Phase 2: Sort elements on each yz plane into zy order
Phase 3: Sort elements on each xy layer into yx order (odd layers sorted in reverse order)
Phase 4: Apply 2 steps of odd-even transposition along z
Phase 5: Sort elements on each xy layer into yx order





Parallel Processing, Mesh-Based Architectures





Simple greedy algorithm does fine usually, but sorting first reduces buffer requirements

Greedy zyx (layer-first, row last) routing algorithm


Phase 1: Sort into *zyx* order by destination addresses Phase 2: Route along *z* dimension to correct *xy* layer Phase 3: Route along *y* dimension to correct column Phase 4: Route along *x* dimension to destination



Parallel Processing, Mesh-Based Architectures



Matrix Multiplication on a 3D Mesh



Assume the use of an $m^{3/4} \times m^{3/4} \times m^{3/4}$ mesh with $p = m^{9/4}$ processors

Each $m^{3/4} \times m^{3/4}$ layer of the mesh is assigned to one of the $m^{3/4} \times m^{3/4}$ matrix multiplications ($m^{3/4}$ multiply-add steps)

The rest of the process can take time that is of lower order

Optimal: Matches sequential work and diameter-based lower bound






Parallel Processing, Mesh-Based Architectures



Low- vs High-Dimensional Meshes

There is a good match between the structure of a 3D mesh and communication requirements of physical modeling problems

6×6 mesh	Middle	Upper
emulating	layer	layer
3×3×3 mesh (not optimal)	Lower layer	



A low-dimensional mesh can efficiently emulate a high-dimensional one

Question: Is it more cost effective, e.g., to have 4-port processors in a 2D mesh architecture or 6-port processors in a 3D mesh architecture, given that for the 4-port processors, fewer ports and ease of layout allow us to make each channel wider?


Winter 2021



Parallel Processing, Mesh-Based Architectures



12.2 Stronger and Weaker Connectivities



As in higher-dimensional meshes, greater connectivity does not automatically translate into greater performance

Area and signal-propagation delay penalties must be factored in

Winter 2021



Parallel Processing, Mesh-Based Architectures



Simplification via Link Orientation




Figure 12.3 A 4×4 Manhattan street network.





Parallel Processing, Mesh-Based Architectures







Figure 12.4 A pruned $4 \times 4 \times 4$ torus with nodes of degree four [Kwai97].

Winter 2021



Parallel Processing, Mesh-Based Architectures



Pruning a high-dimensional mesh or torus can yield an architecture with the same diameter but much lower implementation cost



Simplification via Link Sharing




Fig. 12.5 Eight-neighbor mesh with shared links and example data paths.

Factor-of-2 reduction in ports and links, with no performance degradation for uniaxis communication (weak SIMD model)

Winter 2021





Parallel Processing, Mesh-Based Architectures



12.3 Meshes Augmented with Nonlocal Links

Motivation: Reduce the wide diameter (which is a weakness of meshes)





The single bus increases the bisection width by 1, so it does not help much with sorting or other tasks that need extensive data movement

Fig. 12.7 Mesh with a global bus and semigroup computation on it.

Semigroup computation on 2D mesh with a global bus


- Phase 1: Find partial results in $p^{1/3} \times p^{1/3}$ submeshes in O($p^{1/3}$) steps; results stored in the upper left corner of each submesh
- Phase 2: Combine partial results in $O(p^{1/3})$ steps, using a sequential algorithm in one node and the global bus for data transfers
- Phase 3: Broadcast the result to all nodes (one step)

Winter 2021



Parallel Processing, Mesh-Based Architectures





The bisection width doubles, so row and column buses do not fundamentally change the performance of sorting or other tasks that need extensive data movement

Fig. 12.8 Mesh with row/column buses and semigroup computation on it.

Semigroup computation on 2D mesh with row and column buses

Phase 1: Find partial results in $p^{1/6} \times p^{1/6}$ submeshes in $O(p^{1/6})$ steps Phase 2: Distribute $p^{1/3}$ row values left among the $p^{1/6}$ rows in same slice Phase 3: Combine row values in $p^{1/6}$ steps using the row buses Phase 4: Distribute column-0 values to $p^{1/3}$ columns using the row buses Phase 5: Combine column values in $p^{1/6}$ steps using the column buses Phase 6: Distribute $p^{1/3}$ values on row 0 among $p^{1/6}$ rows of row slice 0 Phase 7: Combine row values in $p^{1/6}$ steps Phase 8: Broadcast the result to all nodes (2 steps)

Winter 2021



Parallel Processing, Mesh-Based Architectures







Fig. 12.9 Linear array with a separable bus using reconfiguration switches.

Semigroup computation in $O(\log p)$ steps; both 1D and 2D meshes




Various subsets of processors (not just rows and columns) can be configured, to communicate over shared buses

Fig. 12.10 Some processor states in a reconfigurable mesh.

Parallel Processing, Mesh-Based Architectures




Programmable Connectivity in FPGAs



Interconnection switch with 8 ports and four connection choices for each port:

- 0 No connection
- 1 Straight through
- 2 Right turn
- 3 Left turn

8 control bits (why?)



Parallel Processing, Mesh-Based Architectures




Slide 97


Winter 2021




An Array Reconfiguration Scheme



Reconfiguration of Faulty Arrays





Question: How do we know which cells/nodes must be bypassed?

Must devise a scheme in which healthy nodes set the switches



Parallel Processing, Mesh-Based Architectures



12.5 Pyramid and Multigrid Systems




Fig. 12.11 Pyramid with 3 levels and 4×4 base along with its 2D layout.


Originally developed for image processing applications Roughly 3/4 of the processors belong to the base For an *I*-level pyramid: D = 2I - 2 d = 9 $B = 2^{I}$

Winter 2021





Pyramid and 2D Multigrid Architectures



Winter 2021





12.6 Meshes of Trees





Fig. 12.13 Mesh of trees architecture with 3 levels and a 4×4 base.

Winter 2021





Alternate Views of a Mesh of Trees



2D layout for mesh of trees network with a 4×4 base; root nodes are in the middle row and column




Fig. 12.14 Alternate views of the mesh of trees architecture with a 4×4 base.





Parallel Processing, Mesh-Based Architectures



Simple Algorithms for Mesh of Trees

Semigroup computation: row/column combining


Parallel prefix computation: similar


Routing m^2 packets, one per processor on the $m \times m$ base: requires $\Omega(m) = \Omega(p^{1/2})$ steps

In the view of Fig. 12.14, with only m packets to be routed from one side of the network to the other, $2 \log_2 m$ steps are required, provided destination nodes are distinct

Sorting m^2 keys, one per processor on the $m \times m$ base: emulate any mesh sorting algorithm

Sorting *m* keys stored in merged roots: broadcast x_i to row *i* and column *i*, compare x_i to x_j in leaf (*i*, *j*) to set a flag, add flags in column trees to find the rank of x_i , route x_i to node rank[x_i]








Some Numerical Algorithms for Mesh of Trees

Matrix-vector multiplication Ax = y (A stored on the base and vector x in the column roots, say; result vector y is obtained in the row roots): broadcast x_i in the *j*th column tree, compute $a_{ii}x_i$ in base processor (i, j), sum over row trees

Convolution of two vectors: similar







Fig. 12.15 Mesh of trees variant with row, column, and diagonal trees.

Winter 2021



Minimal-Weight Spanning Tree Algorithm

Greedy algorithm: in each of at most $\log_2 n$ phases, add the minimal-weight edge that connects a component to a neighbor



Sequential algorithms, for an *n*-node, *e*-edge graph: Kruskal's: $O(e \log e)$ Prim's (binary heap): $O((e + n) \log n)$ Both of these algorithms are $O(n^2 \log n)$ for dense

graphs, with $e = O(n^2)$

Prim's (Fibonacci heap): $O(e + n \log n)$, or $O(n^2)$ for dense graphs

Fig. 12.16 Example for min-weight spanning tree algorithm.

Winter 2021



Parallel Processing, Mesh-Based Architectures



MWST Algorithm on a Mesh of Trees

Row tree

The key to parallel version of the algorithm is showing that each phase can be done in $O(\log^2 n)$ steps; $O(\log^3 n)$ overall

