
Pleasant Sectors in Computer Science-

Introduction to Parallel Processing


Algorithms and Architectures



Behrooz Parhami

Part IV Low-Diameter Architectures

	Part I: Fundamental Concepts	Background and Motivation Complexity and Models	 Introduction to Parallelism A Taste of Parallel Algorithms Parallel Algorithm Complexity Models of Parallel Processing 	
Architectural Variations	Part II: Extreme Models	Abstract View of Shared Memory	5. PRAM and Basic Algorithms 6. More Shared-Memory Algorithms 7. Sorting and Selection Networks 8. Other Circuit-Level Examples	
		Circuit Model of Parallel Systems		
	Part III: Mesh-Based Architectures	Data Movement on 2D Arrays	9. Sorting on a 2D Mesh or Torus 10. Routing on a 2D Mesh or Torus 11. Numerical 2D Mesh Algorithms 12. Other Mesh-Related Architectures	
		Mesh Algorithms and Variants		
	Part IV:	The Uppercube	13. Hypercubes and Their Algorithms 14. Sorting and Routing on Hypercubes	
<u></u>		The Hypercube Architecture		
	Part IV: Low-Diameter Architectures			
	Low-Diameter Architectures Part V:	Architecture Hypercubic and	 Sorting and Routing on Hypercubes Other Hypercubic Architectures A Sampler of Other Networks Emulation and Scheduling 	
	Low-Diameter Architectures	Architecture Hypercubic and Other Networks Coordination and	14. Sorting and Routing on Hypercubes15. Other Hypercubic Architectures16. A Sampler of Other Networks	
	Low-Diameter Architectures Part V: Some Broad	Architecture Hypercubic and Other Networks Coordination and Data Access Robustness and	 14. Sorting and Routing on Hypercubes 15. Other Hypercubic Architectures 16. A Sampler of Other Networks 17. Emulation and Scheduling 18. Data Storage, Input, and Output 19. Reliable Parallel Processing 	







About This Presentation

This presentation is intended to support the use of the textbook *Introduction to Parallel Processing: Algorithms and Architectures* (Plenum Press, 1999, ISBN 0-306-45970-1). It was prepared by the author in connection with teaching the graduate-level course ECE 254B: Advanced Computer Architecture: Parallel Processing, at the University of California, Santa Barbara. Instructors can use these slides in classroom teaching and for other educational purposes. Any other use is strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised
First	Spring 2005	Spring 2006	Fall 2008	Fall 2010
		Winter 2013	Winter 2014	Winter 2016
		Winter 2019	Winter 2020	Winter 2021







IV Low-Diameter Architectures

Study the hypercube and related interconnection schemes:

- Prime example of low-diameter (logarithmic) networks
- Theoretical properties, realizability, and scalability
- Complete our view of the "sea of interconnection nets"

Topics in This Part

Chapter 13 Hypercubes and Their Algorithms

Chapter 14 Sorting and Routing on Hypercubes

Chapter 15 Other Hypercubic Architectures

Chapter 16 A Sampler of Other Networks





13 Hypercubes and Their Algorithms

Study the hypercube and its topological/algorithmic properties:


- Develop simple hypercube algorithms (more in Ch. 14)
- Learn about embeddings and their usefulness

Topics in This Chapter		
13.1	Definition and Main Properties	
13.2	Embeddings and Their Usefulness	
13.3	Embedding of Arrays and Trees	
13.4	A Few Simple Algorithms	
13.5	Matrix Multiplication	
13.6	Inverting a Lower-Triangular Matrix	






13.1 Definition and Main Properties



Begin studying networks that are intermediate between diameter-1 complete network and diameter- $p^{1/2}$ mesh



Very-High-Dimensional Meshes and Tori

*q*D mesh with *m* processors along each dimension: $p = m^q$

- Diameter $D = q(m-1) = q(p^{1/q} 1)$ Bisection width: $B = p^{1-1/q}$ when $m = p^{1/q}$ is even
- Node degree d = 2q

*q*D torus with *m* processors along each dimension = *m*-ary *q*-cube

What happens when q becomes as large as $\log_2 p$?Diameter $D = q (p^{1/q} - 1) = \log_2 p * = O(\log p)$ Bisection width: $B = p^{1-1/q} = p / p^{1/q} = p/2 * = O(p)$ Node degree $d = 2q = \log_2 p * = O(\log p)$ qD torus with 2 processors along each dimension same as mesh

- * What is the value of $m = p^{1/q} = p^{1/\log 2 p}$? $m = p^{1/\log 2 p}$ $m^{\log 2 p} = p$ m = 2
- ** When m = 2, node degree becomes q instead of 2q

Winter 2021



Barallel Processing, Mesh-Based Architectures



Hypercube and Its History

Binary tree has logarithmic diameter, but small bisection Hypercube has a much larger bisection Hypercube is a mesh with the maximum possible number of dimensions

$$\underbrace{2 \times 2 \times 2 \times \ldots \times 2}_{\longleftarrow q = \log_2 p \longrightarrow}$$

We saw that increasing the number of dimensions made it harder to design and visualize algorithms for the mesh

Oddly, at the extreme of $\log_2 p$ dimensions, things become simple again!

Brief history of the hypercube (binary *q*-cube) architecture

Concept developed: early 1960s [Squi63] Direct (single-stage) and indirect (multistage) versions: mid 1970s Initial proposals [Peas77], [Sull77] included no hardware Caltech's 64-node Cosmic Cube: early 1980s [Seit85] Introduced an elegant solution to routing (wormhole switching) Several commercial machines: mid to late 1980s Intel PSC (personal supercomputer), CM-2, nCUBE (Section 22.3)

Winter 2021



CSB Parallel Processing, Low-Diameter Architectures




Basic Definitions Hypercube is generic term; (a) Binary 1-cube, (b) Binary 2-cube, built of two built of two 3-cube, 4-cube, . . . , *q*-cube binary 0-cubes, binary 1-cubes, labeled 0 and 1 labeled 0 and 1 in specific cases Fig. 13.1 The recursive structure of binary hypercubes. (c) Binary 3-cube, built of two binary 2-cubes, labeled 0 and 1 **Parameters:** $p = 2^{q}$ $B = p/2 = 2^{q-1}$ $D = q = \log_2 p$ $d = q = \log_2 p$ (d) Binary 4-cube, built of two binary 3-cubes, labeled 0 and 1 Parallel Processing, Low-Diameter Architectures Winter 2021 Slide 8

The 64-Node Hypercube

Only sample wraparound links are shown to avoid clutter

Isomorphic to the $4 \times 4 \times 4$ 3D torus (each has $64 \times 6/2$ links)









Parallel Processing, Low-Diameter Architectures



Neighbors of a Node in a Hypercube



13.2 Embeddings and Their Usefulness



Dilation: Longest path onto which an edge is mapped (routing slowdown)Congestion: Max number of edges mapped onto one edge (contention slowdown)Load factor: Max number of nodes mapped onto one node (processing slowdown)

Winter 2021



Parallel Processing, Low-Diameter Architectures




13.3 Embedding of Arrays and Trees


Hamiltonicity is an important property of a graph A graph with *n* nodes is Hamiltonian if the *n*-node cycle is its subgraph

More generally, embedding of cycles of various lengths in an intact or faulty network of nodes may be sought

Bridges of Konigsberg: Find a path that crosses each bridge once



Hamiltonicity of the Hypercube



Winter 2021



Parallel Processing, Low-Diameter Architectures



Mesh/Torus Embedding in a Hypercube




Fig. 13.5 The 4×4 mesh/torus is a subgraph of the 4-cube.

Is a mesh or torus a subgraph of the hypercube of the same size?

We prove this to be the case for a torus (and thus for a mesh)

Winter 2021



Parallel Processing, Low-Diameter Architectures



Torus is a Subgraph of Same-Size Hypercube


A tool used in our proof

Product graph $G_1 \times G_2$:

Has $n_1 \times n_2$ nodes

Each node is labeled by a pair of labels, one from each component graph

Two nodes are connected if either component of the two nodes were connected in the component graphs



The $2^a \times 2^b \times 2^c \dots$ torus is the product of 2^a -, 2^b -, 2^c -, \dots node rings The $(a + b + c + \dots)$ -cube is the product of *a*-cube, *b*-cube, *c*-cube, \dots The 2^q -node ring is a subgraph of the *q*-cube If a set of component graphs are subgraphs of another set, the product graphs will have the same relationship


Winter 2021



SSB Parallel Processing, Low-Diameter Architectures




Embedding Trees in the Hypercube







A Useful Tree Embedding in the Hypercube




Winter 2021




Parallel Processing, Low-Diameter Architectures



13.4 A Few Simple Algorithms





Commutativity of the operator ⊗ is implicit here.

How can we remove this assumption?





Fig. 13.8 Semigroup computation on a 3-cube.




Parallel Processing, Low-Diameter Architectures





Parallel Prefix Computation



Sequence Reversal on the Hypercube








Analysis of Matrix Multiplication

The algorithm involves communication steps in three loops, each with q/3 iterations (in one of the 4 loops, 2 values are exchanged per iteration)

 $T_{mul} (m, m^3) =$ $O(q) = O(\log m)$



Analysis in the case of block matrix multiplication ($m \times m$ matrices): Matrices are partitioned into $p^{1/3} \times p^{1/3}$ blocks of size ($m/p^{1/3}$) $\times (m/p^{1/3})$ Each communication step deals with $m^2/p^{2/3}$ block elements Each multiplication entails $2m^3/p$ arithmetic operations

$$T_{mul}(m, p) = \frac{m^2}{p^{2/3}} \times O(\log p) + \frac{2m^3}{p}$$

Communication Computation Dim 1
Winter 2021 Vinter 2021 Parallel Processing, Low-Diameter Architectures Slide 23

13.6 Inverting a Lower-Triangular Matrix

For
$$A = \begin{bmatrix} B & 0 \\ C & D \end{bmatrix}$$
 we have $A^{-1} = \begin{bmatrix} B^{-1} & 0 \\ -D^{-1}CB^{-1} & D^{-1} \end{bmatrix}$
$$\begin{pmatrix} B & 0 \\ C & D \end{pmatrix} \times \begin{bmatrix} B^{-1} & 0 \\ -D^{-1}CB^{-1} & D^{-1} \end{bmatrix} = \begin{bmatrix} I \\ BB^{-1} & 0 \\ CB^{-1} & DD^{-1}CB^{-1} & DD^{-1} \end{bmatrix}$$

Because *B* and *D* are both lower triangular, the same algorithm can be used recursively to invert them in parallel

$$T_{inv}(m) = T_{inv}(m/2) + 2T_{mul}(m/2) = T_{inv}(m/2) + O(\log m) = O(\log^2 m)$$

Winter 2021



Parallel Processing, Low-Diameter Architectures




Recursive Lower-Triangular Matrix Inversion Algorithm

For
$$A = \begin{bmatrix} B & 0 \\ & \\ C & D \end{bmatrix}$$
 we have $A^{-1} = \begin{bmatrix} B^{-1} & 0 \\ & \\ -D^{-1}CB^{-1} & D^{-1} \end{bmatrix}$

Invert lower-triangular matrices *B* and *D*

Send B^{-1} and D^{-1} to the subcube holding C

Compute $-D^{-1}C B^{-1}$ to in the subcube



q-cube and its four (q-2)-subcubes

Parallel Processing, Low-Diameter Architectures



14 Sorting and Routing on Hypercubes

Study routing and data movement problems on hypercubes:

- Learn about limitations of oblivious routing algorithms
- Show that bitonic sorting is a good match to hypercube

Topics in This Chapter		
14.1	Defining the Sorting Problem	
14.2	Bitonic Sorting on a Hypercube	
14.3	Routing Problems on a Hypercube	
14.4	Dimension-Order Routing	
14.5	Broadcasting on a Hypercube	
14.6	Adaptive and Fault-Tolerant Routing	





14.1 Defining the Sorting Problem

0

000

010

Review of the hypercube:

Fully symmetric with respect to dimensions


Typical computations involve communication across all dimensions

Dimension-order communication is known as "ascend" or "descend" (0 up to q - 1, or q - 1 down to 0)

Due to symmetry, any hypercube dimension can be labeled as 0, any other as 1, and so on



Parallel Processing, Low-Diameter Architectures



Hypercube Sorting: Goals and Definitions

Arrange data in order of processor ID numbers (labels)

The ideal parallel sorting algorithm:

 $T(p) = \Theta((n \log n)/p)$

This ideal has not been achieved in all cases for the hypercube

1-1 sorting (*p* items to sort, *p* processors)

Batcher's odd-even merge or bitonic sort: $O(\log^2 p)$ time $O(\log p)$ -time deterministic algorithm not known

k-*k* sorting (*n* = *kp* items to sort, *p* processors)


Optimal algorithms known for n >> p or when average running time is considered (randomized)

Winter 2021



CSB Parallel Processing, Low-Diameter Architectures





Hypercube Sorting: Attempts and Progress

 $\log^2 n$ for n = p, bitonic

 $\log p \log n \log (p/n), n \le p/4$

log *n* randomized

 $(n \log n)/p$ for n >> p

 $\log n (\log \log n)^2$

log n log log n

log n

More than p items

Practical, probabilistic

Fewer than p items

Practical, deterministic

1990

`≈1988

1987

, ≈1980

> . 1960s


in particular, log p for $n = p^{1-\varepsilon}$

No bull's eye yet!

There are three categories of practical sorting algorithms:

- 1. Deterministic 1-1, O(log²*p*)-time
- 2. Deterministic k-k, optimal for n >> p (that is, for large k)
- 3. Probabilistic (1-1 or *k-k*)

Pursuit of O(log *p*)-time algorithm is of theoretical interest only





Parallel Processing, Low-Diameter Architectures




Slide 29

One of the oldest

published 1968

parallel algorithms; discovered \approx 1960,

Bitonic Sequences




Winter 2021



Parallel Processing, Low-Diameter Architectures




Sorting a Bitonic Sequence on a Linear Array



B(p) = p + p/2 $+ p/4 + \ldots + 2 =$ 2p - 2

Not competitive, because we can sort an arbitrary sequence in 2p-2unidirectional communication steps using oddeven transposition



Shift right half of data to left half (superimpose the two halves)

In each position, keep the smaller of the two values and ship the larger value to the right

Each half is a bitonic sequence that can be sorted independently

Winter 2021



Parallel Processing, Low-Diameter Architectures



Bitonic Sorting on a Linear Array




Fig. 14.3 Sorting an arbitrary sequence on a linear array through recursive application of bitonic sorting.

Sorting an arbitrary sequence of length *p*: $T(p) = T(p/2) + B(p) = T(p/2) + 2p - 2 = 4p - 4 - 2 \log_2 p$ Recall that B(p) = 2p - 2


Alternate derivation: $T(p) = B(2) + B(4) + \ldots + B(p) = 2 + 6 + \ldots + (2p - 2) = 4p - 4 - 2 \log_2 p$



UCSB Parallel Processing, Low-Diameter Architectures



Visualizing Bitonic Sorting on a Linear Array



Initial data sequence, stored one per processor

Phase 1: Sort half-arrays in opposite directions

Phase 2: Shift data leftward to compare half-arrays

Phase 3: Send larger item in each pair to the right

Phase 4: Sort each bitonic half-sequence separately





Parallel Processing, Low-Diameter Architectures



14.2 Bitonic Sorting on a Hypercube

For linear array, the 4*p*-step bitonic sorting algorithm is inferior to odd-even transposition which requires *p* compare-exchange steps (or 2p unidirectional communications)

The situation is quite different for a hypercube

Sorting a bitonic sequence on a hypercube: Compare-exchange values in the upper subcube (nodes with $x_{q-1} = 1$) with those in the lower subcube ($x_{q-1} = 0$); sort the resulting bitonic half-sequences

B(q) = B(q-1) + 1 = qComplexity: 2q communication steps

```
Sorting a bitonic sequence of size n on q-cube, q = \log_2 n
for l = q - 1 downto 0 processor x, 0 \le x < p, do
  if x_i = 0
  then get y := v[N_i(x)]; keep min(v(x), y); send max(v(x), y) to N_i(x)
  endif
endfor
```

This is a "descend" algorithm






UCSB Parallel Processing, Low-Diameter Architectures



Bitonic Sorting on a Hypercube




14.3 Routing Problems on a Hypercube

Recall the following categories of routing algorithms:

Off-line:Routes precomputed, stored in tablesOn-line:Routing decisions made on the fly

Oblivious: Path depends only on source & destination Adaptive: Path may vary by link and node conditions



Good news for routing on a hypercube:

Any 1-1 routing problem with p or fewer packets can be solved in $O(\log p)$ steps, using an off-line algorithm; this is a consequence of there being many paths to choose from

Bad news for routing on a hypercube:

Oblivious routing requires $\Omega(p^{1/2}/\log p)$ time in the worst case

(only slightly better than mesh)

In practice, actual routing performance is usually much closer to the log-time best case than to the worst case.





CSB Parallel Processing, Low-Diameter Architectures



Limitations of Oblivious Routing

Theorem 14.1: Let G = (V, E) be a *p*-node, degree-*d* network. Any oblivious routing algorithm for routing *p* packets in *G* needs $\Omega(p^{1/2}/d)$ worst-case time

Proof Sketch: Let $P_{u,v}$ be the unique path used for routing messages from *u* to *v*

There are p(p - 1) possible paths for routing among all node pairs

These paths are predetermined and do not depend on traffic within the network

Our strategy: find *k* node pairs u_i , v_i ($1 \le i \le k$) such that $u_i \ne u_j$ and $v_i \ne v_j$ for $i \ne j$, and P_{u_i,v_i} all pass through the same edge *e*

Because \leq 2 packets can go through a link in one step, $\Omega(k)$ steps will be needed for some 1-1 routing problem

The main part of the proof consists of showing that k can be as large as $p^{1/2}/d$






Parallel Processing, Low-Diameter Architectures



14.4 Dimension-Order Routing

Source Destination Differences Path:



Dimension-order routing between nodes *i* and *j* in *q*-cube can be viewed as routing from node i in column 0 (q) to node j in column q (0) of the butterfly


Winter 2021



Parallel Processing, Low-Diameter Architectures



Self-Routing on a Butterfly Network



From node 3 to 6: routing tag = $011 \oplus 110 = 101$ "cross-straight-cross" From node 3 to 5: routing tag = $011 \oplus 101 = 110$ "straight-cross-cross" From node 6 to 1: routing tag = $110 \oplus 001 = 111$ "cross-cross-cross"

Winter 2021



UCSB Parallel Processing, Low-Diameter Architectures



Butterfly Is Not a Permutation Network




Fig. 14.7 Packing is a "good" routing problem for dimensionorder routing on the hypercube. Fig. 14.8 Bit-reversal permutation is a "bad" routing problem for dimensionorder routing on the hypercube.

Winter 2021



Parallel Processing, Low-Diameter Architectures



Why Bit-Reversal Routing Leads to Conflicts?

Consider the (2a + 1)-cube and messages that must go from nodes $0 \ 0 \ 0 \ \dots \ 0 \ x_1 \ x_2 \ \dots \ x_{a-1} \ x_a$ to nodes $x_a \ x_{a-1} \ \dots \ x_2 \ x_1 \ 0 \ 0 \ \dots \ 0$ a + 1 zerosa + 1 zeros

If we route messages in dimension order, starting from the right end, all of these $2^a = \Theta(p^{1/2})$ messages will pass through node 0

Consequences of this result:

1. The $\Theta(p^{1/2})$ delay is even worse than $\Omega(p^{1/2}/d)$ of Theorem 14.1

2. Besides delay, large buffers are needed within the nodes

True or false? If we limit nodes to a constant number of message buffers, then the $\Theta(p^{1/2})$ bound still holds, except that messages are queued at several levels before reaching node 0

Bad news (false): The delay can be $\Theta(p)$ for some permutations

Good news: Performance usually much better; i.e., $\log_2 p + o(\log p)$






Parallel Processing, Low-Diameter Architectures



Wormhole Routing on a Hypercube

Good/bad routing problems are good/bad for wormhole routing as well Dimension-order routing is deadlock-free




14.5 Broadcasting on a Hypercube

Flooding: applicable to any network with all-port communication

00000	Source node
00001, 00010, 00100, 01000, 10000	Neighbors of source
00011, 00101, 01001, 10001, 00110, 01010, 10010, 01100, 10100, 11000	Distance-2 nodes
00111, 01011, 10011, 01101, 10101, 11001, 01110, 10110, 11010, 11100	Distance-3 nodes
01111, 10111, 11011, 11101, 11110	Distance-4 nodes
11111	Distance-5 node

Binomial broadcast tree with single-port communication




Hypercube Broadcasting Algorithms ABCD BCD Fig. 14.10 Three hypercube ABCD broadcasting ABCD schemes as Binomial-tree scheme (nonpipelined) performed on a 4-cube. B А В С Dim 2 В Pipelined binomial-tree scheme →Dim 0 Dim 3 Dim 1 D С To avoid clutter, only A shown Johnsson & Ho's method Parallel Processing, Low-Diameter Architectures Winter 2021 Slide 44

14.6 Adaptive and Fault-Tolerant Routing

There are up to q node-disjoint and edge-disjoint shortest paths between any node pairs in a q-cube

Thus, one can route messages around congested or failed nodes/links

A useful notion for designing adaptive wormhole routing algorithms is that of virtual communication networks



Each of the two subnetworks in Fig. 14.11 is acyclic

Hence, any routing scheme that begins by using links in subnet 0, at some point switches the path to subnet 1, and from then on remains in subnet 1, is deadlock-free


Winter 2021



Parallel Processing, Low-Diameter Architectures



Robustness of the Hypercube





Parallel Processing, Low-Diameter Architectures




15 Other Hypercubic Architectures

Learn how the hypercube can be generalized or extended:

- Develop algorithms for our derived architectures
- Compare these architectures based on various criteria

Topics in This Chapter					
15.1	Modified and Generalized Hypercubes				
15.2	Butterfly and Permutation Networks				
15.3	Plus-or-Minus-2 ⁱ Network				
15.4	The Cube-Connected Cycles Network				
15.5	Shuffle and Shuffle-Exchange Networks				
15.6	That's Not All, Folks!				






Parallel Processing, Low-Diameter Architectures



15.1 Modified and Generalized Hypercubes




Diameter is one less than the original hypercube



Parallel Processing, Low-Diameter Architectures



Folded Hypercubes



Parallel Processing, Low-Diameter Architectures





Generalized Hypercubes

A hypercube is a power or homogeneous product network q-cube = $(o-o)^q$; q th power of K_2

Generalized hypercube = qth power of K_r (node labels are radix-r numbers) Node x is connected to y iff x and y differ in one digit Each node has r - 1 dimension-k links

Example: radix-4 generalized hypercube Node labels are radix-4 numbers








Parallel Processing, Low-Diameter Architectures



Bijective Connection Graphs

Beginning with a *c*-node seed network, the network size is recursively doubled in each step by linking nodes in the two halves via an arbitrary one-to-one mapping. Number of nodes = $c 2^{q}$

Hypercube is a special case, as are many hypercube variant networks (twisted, crossed, mobius, ..., cubes)



Special case of c = 1: Diameter upper bound is q

Diameter lower bound is an open problem (it is better than $\lceil q + 1 \rceil / 2$)

Winter 2021




CSB Parallel Processing, Low-Diameter Architectures




15.2 Butterfly and Permutation Networks

Fig. 7.4 Butterfly and wrapped butterfly networks.



Dim 0



Parallel Processing, Low-Diameter Architectures

Structure of Butterfly Networks

Switching these two row pairs converts this to the original butterfly network. Changing the order of stages in a butterfly is thus equivalent to a relabeling of the rows (in this example, row *xyz* becomes row *xzy*)





Fig. 15.5 Butterfly network with permuted dimensions.




The 16-row butterfly network.

Winter 2021



Parallel Processing, Low-Diameter Architectures





Butterfly as Multistage Interconnection Network




Fig. 6.9 Example of a multistage memory access network

log₂ p + 1 Columns of 2-by-2 Switches 000 001 010 Processors 011 100 101 110 111 000 001 Memory Banks 010 011 100 101 110 111

Fig. 15.8 Butterfly network used to connect modules that are on the same side

Generalization of the butterfly network

High-radix or *m*-ary butterfly, built of $m \times m$ switches Has m^q rows and q + 1 columns (*q* if wrapped)

Winter 2021



Parallel Processing, Low-Diameter Architectures



Beneš Network




Fig. 15.9 Beneš network formed from two back-to-back butterflies.

A 2^{q} -row Beneš network: Can route any $2^{q} \times 2^{q}$ permutation It is "rearrangeable"

Winter 2021




Parallel Processing, Low-Diameter Architectures



To which memory modules can we connect proc 4 without rearranging the other paths?

What about proc 6?



Winter 2021

15.3 Plus-or-Minus-2^{*i*} Network 5 2 3 4 6 () ± 1 5 4 0 ± 2 2 ± 4

Fig. 15.11 Two representations of the eight-node PM2I network.

The hypercube is a subgraph of the PM2I network



Parallel Processing, Low-Diameter Architectures




Unfolded PM2I Network

Data manipulator network was used in Goodyear MPP, an early SIMD parallel machine.

"Augmented" means that switches in a column are independent, as opposed to all being set to same state (simplified control).

Fig. 15.12 Augmented data manipulator network.








Parallel Processing, Low-Diameter Architectures

Part


15.4 The Cube-Connected Cycles Network

The cube-connected cycles network (CCC) is the earliest example of what later became known as X-connected cycles, with X being an arbitrary network

Transform a *p*-node, degree-*d* network into a *pd*-node, degree-3 network by replacing each of the original network nodes with a *d*-node cycle



Original degree-8 node in a network, with its links labeled *L*0 through *L*7



Replacement 8-node cycle, with each of its 8 nodes accommodating one of the links *L*0 through *L*7


Winter 2021



Parallel Processing, Low-Diameter Architectures

Britt

A View of The CCC Network



Winter 2021



Parallel Processing, Low-Diameter Architectures



Another View of the Cube-Connected Cycles Network

The cube-connected cycles network (CCC) can be viewed as a simplified wrapped butterfly whose node degree is reduced from 4 to 3.




Fig. 15.13 A wrapped butterfly (left) converted into cube-connected cycles.

Parallel Processing, Low-Diameter Architectures



Slide 62

2

0

2

3


5

6

7




Emulation of a 6-Cube by a 64-Node CCC



With proper node mapping, dim-0 and dim-1 neighbors of each node will map onto the same cycle

Suffices to show how to communicate along other dimensions of the 6-cube






Parallel Processing, Low-Diameter Architectures



Emulation of Hypercube Algorithms by CCC



15.5 Shuffle and Shuffle-Exchange Networks




Fig. 15.16 Shuffle, exchange, and shuffle–exchange connectivities.

Winter 2021



Parallel Processing, Low-Diameter Architectures



Shuffle-Exchange Network




Fig. 15.17 Alternate views of an eight-node shuffle-exchange network.



Parallel Processing, Low-Diameter Architectures



Routing in Shuffle-Exchange Networks

In the 2^{*q*}-node shuffle network, node $x = x_{q-1}x_{q-2} \dots x_2x_1x_0$ is connected to $x_{q-2} \dots x_2x_1x_0x_{q-1}$ (cyclic left-shift of x)

In the 2^{*q*}-node shuffle-exchange network, node *x* is additionally connected to $x_{q-2} \dots x_2 x_1 x_0 x_{q-1}'$

01011011	Source			
11010110	Destination			
^ ^^ ^	Positions t	hat differ		
01011011	Shuffle to	10110110	Exchange to	10110111
$\frac{0}{10}$	Shuffle to	01101111	Linemange co	<u> </u>
$\frac{1}{0}$	Shuffle to	11011110		
<u> </u>				
11011110	Shuffle to	1011110 <u>1</u>		
<u>1</u> 0111101	Shuffle to	0111101 <u>1</u>	Exchange to	0111101 <u>0</u>
$\overline{0}$ 1111010	Shuffle to	$1111010\overline{0}$	Exchange to	$1111010\overline{1}$
$\overline{1}$ 1110101	Shuffle to	$1110101\overline{1}$		_
$\overline{1}$ 1101011	Shuffle to	$1101011\overline{1}$	Exchange to	1101011 <u>0</u>





Diameter of Shuffle-Exchange Networks

For 2^{*q*}-node shuffle-exchange network: $D = q = \log_2 p$, d = 4

With shuffle and exchange links provided separately, as in Fig. 15.18, the diameter increases to 2q - 1 and node degree reduces to 3




Fig. 15.18 Eight-node network with separate shuffle and exchange links.


Winter 2021




Parallel Processing, Low-Diameter Architectures



Multistage Shuffle-Exchange Network





4

5

6

7

2

Slide 69

Fig. 15.19 Multistage shuffle-exchange network (omega network) is the same as butterfly network.

5 6 7 0 1 q Columns Parallel Processing, Low-Diameter Architectures

4

Winter 2021



15.6 That's Not All, Folks!

When q is a power of 2, the $2^{q}q$ -node cube-connected cycles network derived from the q-cube, by replacing each node with a q-node cycle, is a subgraph of the $(q + \log_2 q)$ -cube \rightarrow CCC is a pruned hypercube

Other pruning strategies are possible, leading to interesting tradeoffs




Fig. 15.20 Example of a pruned hypercube.

Winter 2021



Parallel Processing, Low-Diameter Architectures



Möbius Cubes


Dimension-*i* neighbor of $x = x_{q-1}x_{q-2} \dots x_{i+1}x_i \dots x_1x_0$ is:

 $x_{q-1}x_{q-2} \dots 0x_i' \dots x_1x_0$ if $x_{i+1} = 0$ (x_i complemented, as in q-cube)

 $x_{q-1}x_{q-2} \dots 1x_i' \dots x_1'x_0'$ if $x_{i+1} = 1$ (x_i and bits to its right complemented)

For dimension q - 1, since there is no x_q , the neighbor can be defined in two possible ways, leading to 0- and 1-Mobius cubes

A Möbius cube has a diameter of about 1/2 and an average internode distance of about 2/3 of that of a hypercube



16 A Sampler of Other Networks

Complete the picture of the "sea of interconnection networks":

- Examples of composite, hybrid, and multilevel networks
- Notions of network performance and cost-effectiveness

Topics in This Chapter					
16.1	Performance Parameters for Networks				
16.2	Star and Pancake Networks				
16.3	Ring-Based Networks				
16.4	Composite or Hybrid Networks				
16.5	Hierarchical (Multilevel) Networks				
16.6	Multistage Interconnection Networks				





16.1 Performance Parameters for Networks

A wide variety of direct interconnection networks have been proposed for, or used in, parallel computers

They differ in topological, performance, robustness, and realizability attributes.




Fig. 4.8 (expanded) The sea of direct interconnection networks.

Parallel Processing, Low-Diameter Architectures



Slide 73


Winter 2021



Diameter and Average Distance

Diameter D (indicator of worst-case message latency) Routing diameter D(R); based on routing algorithm R

Average internode distance Δ (indicator of average-case latency) Routing average internode distance $\Delta(R)$



Finding the average internode distance of a 3×3 mesh.

Winter 2021



Parallel Processing, Low-Diameter Architectures




Bisection Width

Indicator or random communication capacity

Node bisection and link bisection

Hard to determine; Intuition can be very misleading

Fig. 16.2 A network whose bisection width is not as large at it appears.



Parallel Processing, Low-Diameter Architectures




Slide 75

Winter 2021



Determining the Bisection Width

Establish upper bound by taking a number of trial cuts. Then, try to match the upper bound by a lower bound.




Winter 2021



Parallel Processing, Low-Diameter Architectures



Example for Bounding the Bisection Width



Embed K_9 into 3×3 mesh Observe the max congestion of 7 $\lfloor p^2/4 \rfloor = 20$ Must cut at least 3 bundles to sever 20 paths Bisection width of a 3×3 mesh is at least 3 Given the upper

bound of 4: $3 \le B \le 4$

Degree-Diameter Relationship

Age-old question: What is the best way to interconnect *p* nodes of degree *d* to minimize the diameter *D* of the resulting network?

Alternatively: Given a desired diameter *D* and nodes of degree *d*, what is the max number of nodes *p* that can be accommodated?

Moore bounds (digraphs)

$$p \le 1 + d + d^2 + \ldots + d^D = (d^{D+1} - 1)/(d - 1)$$
$$D \ge \log_d [p(d - 1) + 1] - 1$$

Only ring and K_p match these bounds

Moore bounds (undirected graphs)

$$p \le 1 + d + d(d - 1) + \ldots + d(d - 1)^{D-1}$$


= 1 + d[(d - 1)^D - 1]/(d - 2)
$$D \ge \log_{d-1}[(p - 1)(d - 2)/d + 1]$$

Only ring with odd size *p* and a few other networks match these bounds

Winter 2021



CSB Parallel Processing, Low-Diameter Architectures






Moore Graphs

A Moore graph matches the bounds on diameter and number of nodes.

For d = 2, we have $p \le 2D + 1$ Odd-sized ring satisfies this bound

For d = 3, we have $p \le 3 \times 2^{D} - 2$ D = 1 leads to $p \le 4$ (K_4 satisfies the bound) D = 2 leads to $p \le 10$ and the first nontrivial example (Petersen graph)



How Good Are Meshes and Hypercubes?

For d = 4, we have $D \ge \log_3[(p + 1)/2]$

So, 2D mesh and torus networks are far from optimal in diameter, whereas butterfly is asymptotically optimal within a constant factor

For $d = \log_2 p$ (as for *d*-cube), we have $D = \Omega(d / \log d)$ So the diameter *d* of a *d*-cube is a factor of log *d* over the best possible We will see that star graphs match this bound asymptotically

Summary:

For node degree d, Moore's bounds establish the lowest possible diameter D that we can hope to achieve with p nodes, or the largest number p of nodes that we can hope to accommodate for a given D.

Coming within a constant factor of the bound is usually good enough; the smaller the constant factor, the better.





CSB Parallel Processing, Low-Diameter Architectures




Layout Area and Longest Wire

The VLSI layout area required by an interconnection network is intimately related to its bisection width *B*

If *B* wires must cross the bisection in 2D layout of a network and wire separation is 1 unit, the smallest dimension of the VLSI chip will be $\geq B$

The chip area will thus be $\Omega(B^2)$ units *p*-node 2D mesh needs O(p) area *p*-node hypercube needs at least $\Omega(p^2)$ area



The longest wire required in VLSI layout affects network performance

For example, any 2D layout of a *p*-node hypercube requires wires of length $\Omega((p/\log p)^{1/2})$; wire length of a mesh does not grow with size

When wire length grows with size, the per-node performance is bound to degrade for larger systems, thus implying sublinear speedup





Parallel Processing, Low-Diameter Architectures



Measures of Network Cost-Effectiveness

Composite measures, that take both the network performance and its implementation cost into account, are useful in comparisons

One such measure is the degree-diameter product, dD

Mesh / torus: Binary tree: $\Theta(\log p)$ Pyramid: $\Theta(\log p)$ Hypercube: $\Theta(\log^2 p)$



Not quite similar in cost-performance

However, this measure is somewhat misleading, as the node degree d is not an accurate measure of cost; e.g., VLSI layout area also depends on wire lengths and wiring pattern and bus based systems have low node degrees and diameters without necessarily being cost-effective

Robustness must be taken into account in any practical comparison of interconnection networks (e.g., tree is not as attractive in this regard)






Barallel Processing, Low-Diameter Architectures



16.2 Star and Pancake Networks



Has p = q! nodes

Each node labeled with a string $x_1x_2...x_q$ which is a permutation of $\{1, 2, ..., q\}$

Node $x_1 x_2 \dots x_i \dots x_q$ is connected to $x_i x_2 \dots x_1 \dots x_q$ for each *i* (note that x_1 and x_i are interchanged)

When the *i*th symbol is switched with x_1 , the corresponding link is called a dimension-*i* link

 $d = q - 1; D = \lfloor 3(q - 1)/2 \rfloor$

 $D, d = O(\log p / \log \log p)$


Winter 2021



Parallel Processing, Low-Diameter Architectures



Routing in the Star Graph



We need a maximum of two routing steps per symbol, except that last two symbols need at most 1 step for adjustment $\Rightarrow D \le 2q - 3$

Winter 2021



Barallel Processing, Low-Diameter Architectures



Star's Sublogarithmic Degree and Diameter

 $d = \Theta(q)$ and $D = \Theta(q)$; but how is q related to the number p of nodes?

 $p = q! \simeq e^{-q}q^q (2\pi q)^{1/2}$ [using Striling's approximation to q!]

 $\ln p \cong -q + (q+1/2) \ln q + \ln(2\pi)/2 = \Theta(q \log q) \text{ or } q = \Theta(\log p / \log \log p)$

Hence, node degree and diameter are sublogarithmic

Star graph is asymptotically optimal to within a constant factor with regard to Moore's diameter lower bound

Routing on star graphs is simple and reasonably efficient; however, virtually all other algorithms are more complex than the corresponding algorithms on hypercubes

Network diameter	4	5	6	7	8	9
Star nodes	24		120	720		5040
Hypercube nodes	16	32	64	128	256	512

Winter 2021



CSB Parallel Processing, Low-Diameter Architectures



The Star-Connected Cycles Network




Fig. 16.4 The four-dimensional star-connected cycles network.

Replace degree-(q - 1)nodes with (q - 1)-cycles

This leads to a scalable version of the star graph whose node degree of 3 does not grow with size

The diameter of SCC is about the same as that of a comparably sized CCC network

However, routing and other algorithms for SCC are more complex


Winter 2021



CSB Parallel Processing, Low-Diameter Architectures



Pancake Networks



Similar to star networks in terms of node degree and diameter

Dimension-*i* neighbor obtained by "flipping" the first *i* symbols; hence, the name "pancake"

We need two flips per symbol in the worst case; $D \leq 2q - 3$

Source node	154362
Dimension-2 link to	5 <u>14362</u>
Dimension-6 link to	2634 <u>15</u>
Last 2 symbols now adjusted	
Dimension-4 link to	4 3 <u>6 2 1 5</u>
Last 4 symbols now adjusted	-
Dimension-2 link (Dest'n)	<u>346215</u>




Slide 87



Parallel Processing, Low-Diameter Architectures

Cayley Networks



Star and pancake networks are instances of Cayley graphs

Elements of *S* are "generators" of *G* if every element of *G* can be expressed as a finite product of their powers

Group:

A semigroup with an identity element and inverses for all elements.

Example 1: Integers with addition or multiplication operator form a group.

Example 2: Permutations, with the composition operator, form a group.

Cayley graph:

Node labels are from a group G, and a subset S of G defines the connectivity via the group operator \otimes

Node x is connected to node y iff $x \otimes \gamma = y$ for some $\gamma \in S$


Winter 2021



Parallel Processing, Low-Diameter Architectures



Star as a Cayley Network



16.3 Ring-Based Networks

Rings are simple, but have low performance and lack robustness

Hence, a variety of multilevel and augmented ring networks have been proposed




Fig. 16.5 A 64-node ring-of-rings architecture composed of eight 8-node local rings and one second-level ring.

Winter 2021



Parallel Processing, Low-Diameter Architectures



Chordal Ring Networks


Routing algorithm: **Greedy routing**


Given one chord type s, the optimal length for s is approximately $p^{1/2}$

Fig. 16.6 Unidirectional ring, two chordal rings, and node connectivity in general.

5 (a)










Parallel Processing, Low-Diameter Architectures

Chordal Rings Compared to Torus Networks

The ILLIAC IV interconnection scheme, often described as 8×8 mesh or torus, was really a 64-node chordal ring with skip distance 8.






Fig. 16.7 Chordal rings redrawn to show their similarity to torus networks.

Perfect Difference Networks

A class of chordal rings, studied at UCSB (two-part paper in *IEEE TPDS*, August 2005) have a diameter of D = 2

Perfect difference {0, 1, 3}: All numbers in the range 1-6 mod 7 can be formed as the difference of two numbers in the set.


Winter 2021



CSB Parallel Processing, Low-Diameter Architectures



Periodically Regular Chordal Rings




Modified greedy routing: first route to the head of a group; then use pure greedy routing






Parallel Processing, Low-Diameter Architectures







16.4 Composite or Hybrid Networks

Motivation: Combine the connectivity schemes from two (or more) "pure" networks in order to:

- Achieve some advantages from each structure
- Derive network sizes that are otherwise unavailable
- Realize any number of performance / cost benefits

A very large set of combinations have been tried New combinations are still being discovered



CSB Parallel Processing, Low-Diameter Architectures



Composition by Cartesian Product Operation




Fig. 13.4 Examples of product graphs.

Winter 2021



Parallel Processing, Low-Diameter Architectures

Properties of product graph $G = G' \times G''$: Nodes labeled (x', x''), $x' \in V', x'' \in V''$

$$p = p'p''$$

$$d = d' + d''$$

$$D = D' + D''$$

$$\Delta = \Delta' + \Delta''$$

Routing: G'-first $(x', x'') \rightarrow (y', x'')$ $\rightarrow (y', y'')$

Broadcasting

Semigroup & parallel prefix computations



Other Properties and Examples of Product Graphs

If G' and G'' are Hamiltonian, then the $p' \times p''$ torus is a subgraph of G For results on connectivity and fault diameter, see [Day00], [AlAy02]




Fig. 16.11 Mesh of trees compared with mesh-connected trees.

Winter 2021



CSB Parallel Processing, Low-Diameter Architectures



16.5 Hierarchical (Multilevel) Networks

We have already seen several examples of hierarchical networks: multilevel buses (Fig. 4.9); CCC; PRC rings


Can be defined from the bottom up or from the top down

Take first-level ring networks and interconnect them as a hypercube

Take a top-level hypercube and replace its nodes with given networks

Winter 2021









Fig. 16.13 Hierarchical or multilevel bus network.



Parallel Processing, Low-Diameter Architectures

BRIE

Example: Mesh of Meshes Networks

The same idea can be used to form ring of rings, hypercube of hypercubes, complete graph of complete graphs, and more generally, X of Xs networks

When network topologies at the two levels are different, we have *X* of *Y*s networks

Generalizable to three levels (*X* of *Y*s of *Z*s networks), four levels, or more

Fig. 16.12 The mesh of meshes network exhibits greater modularity than a mesh.


Parallel Processing, Low-Diameter Architectures



Slide 99




Winter 2021



Example: Swapped Networks

Build a p^2 -node network using p-node building blocks (nuclei or clusters) by connecting node *i* in cluster *j* to node *j* in cluster *i*

Also known in the literature as OTIS (optical transpose interconnect system) network



Swapped Networks Are Maximally Fault-Tolerant

For any connected, degree-*d* basis network *G*, Swap(G) = OTIS(G) has the maximal connectivity of *d* and can thus tolerate up to *d* – 1 faults

One case of several cases in the proof, corresponding to source and destination nodes being in different clusters

Source: Chen, Xiao, Parhami, IEEE TPDS, March 2009

Cluster g_1 Cluster g Cluster x_2 Xo Cluster x_{a} Zh Cluster Cluster Z Cluster v Cluster Cluster p_1 Cluster p_2 Cluster x_1 Cluster z_1




Parallel Processing, Low-Diameter Architectures



Example: Biswapped Networks

Build a $2p^2$ -node network using *p*-node building blocks (nuclei or clusters) by connecting node *i* in cluster *j* of part 0 to node *j* in cluster *i* of part 1





Parallel Processing, Low-Diameter Architectures




Data-Center Networks

Data-center communication patterns are different from parallel processors Current networks are variations of the fat-tree concept

Two competing approaches:

- Specialized hardware and communication protocols (e.g., InfiniBand)
- Commodity Ethernet switches and routers for interconnecting clusters




16.6 Multistage Interconnection Networks

Numerous indirect or multistage interconnection networks (MINs) have been proposed for, or used in, parallel computers

They differ in topological, performance, robustness, and realizability attributes

We have already seen the butterfly, hierarchical bus, beneš, and ADM networks

Fig. 4.8 (modified) The sea of indirect interconnection networks.




Parallel Processing, Low-Diameter Architectures



Self-Routing Permutation Networks

Do there exist self-routing permutation networks? (The butterfly network is self-routing, but it is not a permutation network)

Permutation routing through a MIN is the same problem as sorting



Partial List of Important MINs

Augmented data manipulator (ADM): aka unfolded PM2I (Fig. 15.12) **Banyan**: Any MIN with a unique path between any input and any output (e.g. butterfly) **Baseline**: Butterfly network with nodes labeled differently **Beneš**: Back-to-back butterfly networks, sharing one column (Figs. 15.9-10) Bidelta: A MIN that is a delta network in either direction **Butterfly**: aka unfolded hypercube (Figs. 6.9, 15.4-5) **Data manipulator**: Same as ADM, but with switches in a column restricted to same state **Delta:** Any MIN for which the outputs of each switch have distinct labels (say 0 and 1 for 2×2 switches) and path label, composed of concatenating switch output labels leading from an input to an output depends only on the output **Flip**: Reverse of the omega network (inputs \times outputs) Indirect cube: Same as butterfly or omega **Omega**: Multi-stage shuffle-exchange network; isomorphic to butterfly (Fig. 15.19) **Permutation:** Any MIN that can realize all permutations **Rearrangeable**: Same as permutation network **Reverse baseline**: Baseline network, with the roles of inputs and outputs interchanged




Winter 2021




16.6* Natural and Human-Made Networks

Since multistage networks will move to Part II' (shared memory), the new version of this subsection will discuss the classes of small-world and scale-free networks



Professional Connections Networks



D