

STRUCTURE AT A GLANCE

| Part I - Introduction: <br> Dependable Systems (The Ideal-System View) | Goals <br> Models | 1. Background and Motivation <br> 2. Dependability Attributes <br> 3. Combinational Modeling <br> 4. State-Space Modeling |
| :---: | :---: | :---: |
| Part II — Defects: Physical Imperfections (The Device-Level View) | Methods | 5. Defect Avoidance <br> 6. Defect Circumvention <br> 7. Shielding and Hardening <br> 8. Yield Enhancement |
| Part III — Faults: <br> Logical Deviations (The Circuit-Level View) | Methods | 9. Fault Testing <br> 10. Fault Masking <br> 11. Design for Testability <br> 12. Replication and Voting |
| Part IV - Errors: Informational Distortions <br> (The State-Level View) | Methods | 13. Error Detection <br> 14. Error Correction <br> 15. Self-Checking Modules <br> 16. Redundant Disk Arrays |
| Part V - Malfunctions: Architectural Anomalies (The Structure-Level View) | Methods | 17. Malfunction Diagnosis <br> 18. Malfunction Tolerance <br> 19. Standby Redundancy <br> 20. Resilient Algorithms |
| Part VI - Degradations: <br> Behavioral Lapses <br> (The Service-Level View) | Methods | 21. Degradation Allowance <br> 22. Degradation Management <br> 23. Robust Task Scheduling <br> 24. Software Redundancy |
| Part VII - Failures: Computational Breaches (The Result-Level View) | Methods | 25. Failure Confinement <br> 26. Failure Recovery <br> 27. Agreement and Adjudication <br> 28. Fail-Safe System Design |

Appendix: Past, Present, and Future

Part III - Faults: Logical Deviations


Slide 1

## About This Presentation

This presentation is intended to support the use of the textbook Dependable Computing: A Multilevel Approach (traditional print or on-line open publication, TBD). It is updated regularly by the author as part of his teaching of the graduate course ECE 257A, Fault-Tolerant Computing, at Univ. of California, Santa Barbara. Instructors can use these slides freely in classroom teaching or for other educational purposes. Unauthorized uses, including distribution for profit, are strictly prohibited. ©Behrooz Parhami

| Edition | Released | Revised | Revised | Revised | Revised |
| :--- | :---: | :---: | :---: | :---: | :---: |
| First | Sep. 2006 | Oct. 2007 | Oct. 2009 | Oct. 2012 | Oct. 2013 |
|  |  | Jan. 2015 | Oct. 2015 | Oct. 2018 | Oct. 2019 |
|  |  | Oct. 2020 |  |  |  |



## 9 Fault Testing



Oct. $2020 \square \square$
Part III - Faults: Logical Deviations


Slide 3

45 metres of rope and
YOU'RE FINDING FAULT WITH THIS LITTLE BIT?



Oct. 2020

Part III - Faults: Logical Deviations


## STRUCTURE AT A GLANCE

| Part I - Introduction: <br> Dependable Systems <br> (The Ideal-System View) | Goals <br> Models | 1. Background and Motivation <br> 2. Dependability Attributes <br> 3. Combinational Modeling <br> 4. State-Space Modeling |
| :---: | :---: | :---: |
| Part II - Defects: Physical Imperfections (The Device-Level View) | Methods | 5. Defect Avoidance <br> 6. Defect Circumvention <br> 7. Shielding and Hardening <br> 8. Yield Enhancement |
| Part III — Faults: <br> Logical Deviations <br> (The Circuit-Level View) | Methods | 9. Fault Testing <br> 10. Fāūlt Másking <br> 11. Design for Testability <br> 12. Replication and Voting |
| Part IV - Errors: Informational Distortions <br> (The State-Level View) | Methods <br> Examples | 13. Error Detection <br> 14. Error Correction <br> 15. Self-Checking Modules <br> 16. Redundant Disk Arrays |
| Part V - Malfunctions: Architectural Anomalies (The Structure-Level View) | Methods <br> Examples | 17. Malfunction Diagnosis <br> 18. Malfunction Tolerance <br> 19. Standby Redundancy <br> 20. Resilient Algorithms |
| Part VI — Degradations: Behavioral Lapses (The Service-Level View) | Methods | 21. Degradation Allowance <br> 22. Degradation Management <br> 23. Robust Task Scheduling <br> 24. Software Redundancy |
| Part VII - Failures: <br> Computational Breaches <br> (The Result-Level View) | Methods | 25. Failure Confinement <br> 26. Failure Recovery <br> 27. Agreement and Adjudication <br> 28. Fail-Safe System Design |



Appendix: Past, Present, and Future
Oct. 2020



### 9.1 Overview and Fault Models

## The faulty state

 and transitions into and out of it

Part III - Faults: Logical Deviations


A Taxonomy of


Part III - Faults: Logical Deviations


Slide 7

## Requirements and Setup for Testing



Testability requires controllability and observability (redundancy may reduce testability if we are not careful; e.g., TMR)

Reference value can come from a "gold" version or from a table
Test patterns may be randomly generated, come from a preset list, or be selected according to previous test outcomes

Test results may be compressed into a "signature" before comparing
Test application may be off-line or on-line (concurrent)


## Importance and Limitations of Testing

Important to detect faults as early as possible
Approximate cost of catching a fault at various levels
Component\$1

Board \$10
System \$100
Field \$1000

Test coverage may be well below 100\% (model inaccuracies and impossibility of dealing with all combinations of the modeled faults)
"Trying to improve software quality by increasing the amount of testing is like trying to lose weight by weighing yourself more often." Steve C. McConnell
"Program testing can be used to show the presence of bugs, but never to show their absence!" Edsger W. Dijkstra


## Fault Models at Different Abstraction Levels

Fault model is an abstract specification of the types of deviations in logic values that one expects in the circuit under test

Can be specified at various levels: transistor, gate, function, system
Transistor-level faults
Caused by defects, shorts/opens, electromigration, transients, . . . May lead to high current, incorrect output, intermediate voltage, . . . Modeled as stuck-on/off, bridging, delay, coupling, crosstalk faults Quickly become intractable because of the large model space

Function-level faults
Selected in an ad hoc manner based on the function of a block (decoder, ALU, memory)

System-level faults (malfunctions, in our terminology) Will discuss later in Part V


## Gate- or Logic-Level Fault Models

Most popular models (due to their accuracy and relative tractability)
Line stuck faults
Stuck-at-0 (s-a-0)
Stuck-at-1 (s-a-1)
Line bridging faults
Unintended connection (wired OR/AND)

Line open faults


Often can be modeled as s-a-0 or s-a-1
Delay faults (less tractable than the previous fault types)
Signals experience unusual delays
Other faults
Coupling, crosstalk


### 9.2 Path Sensitization and D-Algorithm

The main idea behind test design: control the faulty point from inputs and propagate its behavior to some output

Example: s-a-0 fault
Test must force the line to 1
Two possible tests
$(A, B, C)=\left(\begin{array}{lll}0 & 1 & 1\end{array}\right)$ or $\left(\begin{array}{lll}1 & 0 & 1\end{array}\right)$
This method is formalized in the $D$-algorithm

## D-calculus


$1 / 0$ on the diagram above is represented as $D$
$0 / 1$ is represented as $\bar{D}$
Encounters difficulties with XOR gates (PODEM algorithm fixes this)


## Selection of a Minimal Test Set

Each input pattern detects a subset of all possible faults of interest (according to our fault model)

| A | $B$ | C | $\begin{gathered} P \\ s-a-0 \\ s-a-1 \end{gathered}$ | $\begin{gathered} Q \\ s-a-0 \\ s-a- \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | - - | X |
| 0 | 0 | 1 | X | - X |
| 0 | 1 | 1 | x | x |
| 1 | 0 | 1 | X | X |



Choosing a minimal test set is a covering problem
Equivalent faults: e.g., $P$ s-a-0 $\equiv L$ s-a-0 $\equiv Q$ s-a-0
Q s-a-1 $\equiv R$ s-a-1 $\equiv K$ s-a-1


## Capabilities and Complexity of D-Algorithm

Reconvergent fan-out
Consider the $s$ input s-a-0
Simple path sensitization does not allow us to propagate the fault to the primary output $z$


PODEM solves the problem by setting $y$ to 0

Worst-case complexity of D-algorithm is exponential in circuit size
Must consider all path combinations
XOR gates cause the behavior to approach the worst case
Average case is much better; quadratic
PODEM: Path-oriented decision making
Developed by Goel in 1981
Also exponential, but in the number of circuit inputs, not its size


### 9.3 Boolean Difference Methods

$$
\begin{aligned}
K=f(A, & B, C)=A B \vee B C \vee C A \\
d K / d B & =f(A, 0, C) \oplus f(A, 1, C) \\
& =C A \oplus(A \vee C) \\
& =A \oplus C
\end{aligned} \begin{aligned}
K=P C & \vee A B \\
d K / d P & =A B \oplus(C \vee A B)=C(\overline{A B})
\end{aligned}
$$



Tests that detect $P \mathrm{~s}-\mathrm{a}-0$ are solutions to the equation $P d K / d P=1$ $(A \oplus B) C(A \bar{B})=1 \quad \Rightarrow \quad C=1, A \neq B$

Tests that detect $P \mathrm{~s}-\mathrm{a}-1$ are solutions to the equation $\bar{P} d K / d P=1$
$(A \oplus B) C(A B)=1 \quad \Rightarrow \quad C=1, A=B=0$


### 9.4 The Complexity of Fault Testing

The satisfiability problem (SAT)
Decision problem: Is a Boolean expression satisfiable?
(i.e., can we assign values to the variables to make the result 1?)

Theorem (Cook, 1971): SAT is NP-complete In fact, even restricted versions of SAT remain NP-complete

Theorem (Cook, 1971): 3SAT is NP-complete
In 3SAT, the logic expression is a product of 3-term OR clauses
According to the Boolean difference formulation, fault detection can be converted to SAT (find the solutions to $P d K / d P=1$ )

To prove the NP-completeness of fault detection, we need to show that SAT (or another NP-complete problem) can be converted to it

Proof of NP-completeness is due to Ibarra and Sahni [lbar75]
A simple alternate proof by Fujiwara [Fuji82] is in the textbook


## Proof that Fault Detection is NP-Complete

Theorem (Cook, 1971): 3SAT is NP-complete
Theorem: Clause-monotone SAT (CM-SAT) is NP-complete
CM-SAT has OR clauses each of which consists entirely of complemented or uncomplemented variables, but not both
3SAT can be converted to CM-SAT by replacing each mixed OR clause with the product of two clauses involving a new variable Example: $\left(x_{i} \vee x_{j} \vee x^{\prime}{ }_{k}\right)$ is replaced by $\left(x_{i} \vee x_{j} \vee v_{k}\right)\left(v^{\prime}{ }_{k} \vee x^{\prime}{ }_{k}\right)$

Clause-monotone SAT can be converted to fault detection in a circuit
First level has ANDs for all clauses with complemented variables
Second level has ORs for all clauses with uncomplemented variables, plus an OR gate with level-1 outputs as its inputs (one input to this gate is $y$ )
Third level has one AND gate that receives all level-2 outputs as its inputs A test for y s-a-1 satisfies the original clause-monotone expression


### 9.5 Testing of Units with Memory

The presence of memory expands the number of required test cases
To test a sequential machine, we may need to apply different input sequences for each possible initial state

Exponentially many possible input sequences
Exponentially many possible machine states


## Testing of Memory

Simple-minded approach: Write 000 . . 00 and 111 . . 11 into every memory word and read out to verify proper storage and retrieval

Problems with the simple-minded approach:

- Does not test access/decoding mechanism - How do you know the intended word was written into and read from?
- Many memory faults are pattern-sensitive, where cell operation is affected by the values stored in nearby cells
- Modern high-density memories experience dynamic faults that are exposed only for specific access sequences

Memory testing continues to be an active research area
Built-in self test is the only viable approach in the long term
Challenge: Any run time testing consumes some memory bandwidth


### 9.6 Off-Line vs. Concurrent Testing

This section will be forthcoming.


## 10 Fault Masking



Oct. 2020 WT
Part III - Faults: Logical Deviations




Oct. 2020


Part III - Faults: Logical Deviations

So far the disguise seemed to be working.


Slide 22

## STRUCTURE AT A GLANCE

| Part I - Introduction: <br> Dependable Systems (The Ideal-System View) | Goals <br> Models | 1. Background and Motivation <br> 2. Dependability Attributes <br> 3. Combinational Modeling <br> 4. State-Space Modeling |
| :---: | :---: | :---: |
| Part II - Defects: <br> Physical Imperfections <br> (The Device-Level View) | Methods <br> Examples | 5. Defect Avoidance <br> 6. Defect Circumvention <br> 7. Shielding and Hardening <br> 8. Yield Enhancement |
| Part III — Faults: <br> Logical Deviations (The Circuit-Level View) | Methods | -9.-Eault Testing <br> 40. Fault Masking <br> 17. Dēsīgn fō T Tēs̄fabitify <br> 12. Replication and Voting |
| Part IV - Errors: Informational Distortions <br> (The State-Level View) | $\begin{aligned} & \text { Methods } \\ & \text { Examples } \end{aligned}$ | 13. Error Detection <br> 14. Error Correction <br> 15. Self-Checking Modules <br> 16. Redundant Disk Arrays |
| Part V - Malfunctions: Architectural Anomalies (The Structure-Level View) | Methods Examples | 17. Malfunction Diagnosis 18. Malfunction Tolerance 19. Standby Redundancy 20. Resilient Algorithms |
| Part VI — Degradations: <br> Behavioral Lapses <br> (The Service-Level View) | Methods | 21. Degradation Allowance <br> 22. Degradation Management <br> 23. Robust Task Scheduling <br> 24. Software Redundancy |
| Part VII - Failures: Computational Breaches (The Result-Level View) | Methods | 25. Failure Confinement <br> 26. Failure Recovery <br> 27. Agreement and Adjudication <br> 28. Fail-Safe System Design |



Appendix: Past, Present, and Future
Oct. 2020



### 10.1 Fault Avoidance vs. Masking



### 10.2 Interwoven Redundant Logic


$0 \rightarrow 1$ fault in $b$ is critical
$0 \rightarrow 1$ fault in $c$ or $d$ is not critical (it is masked)
$1 \rightarrow 0$ fault in a or $h$ is not critical (it is masked)

Even nonredundant circuits have some masking capability

Is there a way to exploit the inherent masking capabilities of logic gates to achieve general fault masking?


## How Interwoven Logic Works



Let $x 1, x 2, x 3$, and $x 4$ be 4 copies of the signal $x$
$1 \rightarrow 0$ change is critical for AND,
 subcritical for OR
$0 \rightarrow 1$ change is critical for OR, subcritical for AND

Alternating layers of ANDs and ORs can mask each other's critical faults
To mask $h$ critical faults:
Number of gates multiplied by $(h+1)^{2}$
Gate inputs multiplied by $h+1$
For $h=1$, the scheme is known as Quadded logic

Part III - Faults: Logical Deviations


## Interwoven Logic for Nanoelectronics



## Highly Reliable Logic with "Crummy" Relays

Moore \& Shannon, 1956
a: prob [contact made | energized]
1-a: prob [contact open | energized]
$c$ : prob [contact made | not energized]
$1-c$ : prob [contact open | not energized]


No matter how crummy the relays (i.e., how close the values of $a$ and $c$ ), one can interconnect many of them in a redundant series-parallel structure to achieve arbitrarily high reliability
prob [connection made | energized] =

$$
2 a^{2}-a^{4} \quad(>a \text { if } a>0.62)
$$

prob [connection made | not energized] = $2 c^{2}-c^{4} \quad$ (always $<c$ )


### 10.3 Static Redundancy with Replication

TMR: $R=3 R_{\mathrm{m}}{ }^{2}-2 R_{\mathrm{m}}{ }^{3} \geqslant R_{\mathrm{m}}$
Condition on the module reliability: $R=R_{\mathrm{m}}\left[1+\left(1-R_{\mathrm{m}}\right)\left(2 R_{\mathrm{m}}-1\right)\right]$
$\left(1-R_{\mathrm{m}}\right)\left(2 R_{\mathrm{m}}-1\right)>0 \Rightarrow R_{\mathrm{m}}>1 / 2$



$$
\begin{aligned}
\mathrm{RIF}_{\text {TMR/Simplex }} & =\left(1-R_{\mathrm{m}}\right) /(1-R) \\
& =1 /\left[1-R_{m}\left(2 R_{\mathrm{m}}-1\right)\right]
\end{aligned}
$$



MTTF:TMR 5/(6 $\left.\lambda_{i}^{i}\right)$
Simplex $1 / \lambda$


## A TMR Application and Its Bit-Voting Unit

Single-event upset (SEU) = Soft error
Change of state caused by a high-energy particle strike


TMR flip-flop for SEU tolerance



## Example: SEU Hardened Flip-Flop



For list of flip-flop hardening methods and their comparison, see:
http://klabs.org/richcontent/fpga content/pages/notes/seu hardening.htm

Part III - Faults: Logical Deviations


## N-Modular Redundancy (NMR)

Triple-modular redundancy (TMR) can be generalized to $N$ units
$N$-modular redundancy (NMR) uses $N$ modules along with a voter, with $N$ usually being odd

Example: 5MR
Operates correctly as long as 3 of the 5 modules are healthy

Voter complexity rises rapidly with increasing $N$


Even values of $N$ are also feasible
Example: 4MR, with 3-out-of-4 voting
Voter masks single faults; can be designed to detect double faults


### 10.4 Dynamic and Hybrid Redundancy

1. Detect and replace

Dynamic redundancy (cold/hot standby)
Detection via
-- coding, watchdog timer, self-checking
-- duplication (pair-and-spares)

2. Mask in place

Static redundancy
May revert to simplex instead of duplex
Design challenges include
-- synchronization for voting

-- voting on imprecise results
3. Mask, diagnose, and reconfigure Hybrid redundancy
Fault masked at output, but diagnosed
-- e.g., via comparison with voter output
Faulty circuit is replaced by spare
Becomes static upon spare exhaustion



## Comparing Replication Schemes

## Advantages

Less power (cold standby)
Long life (just add spares)

Immediate masking
High safety

Immediate masking
Long life and
high safety

Drawbacks
Coverage factor
Tolerance latency

Power/area penalty
Voting critical

Power/area penalty
Switch-voting critical



## Switch for Standby Redundancy

Standby redundancy requires an $n$-to-1 switch to select the output of the currently active module

The detectors use various info to deduce fault conditions
-- Error coding
-- Reasonableness checks
-- Watchdog timer
Once a fault has been detected, the switch reconfigures the system by flagging the faulty unit and
 activating next spare in sequence

If we use an $n$-to- 2 switch and compare the two selected outputs, the configuration is known as "pair-and-spares"


## Fault Detection in Standby Redundancy

Activity monitoring

Duplication and comparison


Self-checking design


## Preview of Self-Checking Design

Covered in Chapter 15
Function unit designed



## Switch for Hybrid Redundancy

Hybrid redundancy with $n$ active and $s$ spare modules requires an $(n+s)$-to- $n$ switch to select the outputs of the active modules

Self-purging redundancy is a variant of hybrid redundancy in which all modules are active at the outset, but they are purged as they disagree with the majority output

Voting unit in self-purging redundancy is a threshold voter that considers the inputs with weights of 1 (active) or 0 (purged)


### 10.5 Time Redundancy

Retry upon a detected fault: particularly useful for transient faults
Recomputation not useful with permanent faults
Can make recomputation work by slightly changing the operands, but this is not always applicable

Compute $a \times(2 b)$ instead of $(2 a) \times b$
Compute $b+a$ or $-(-a-b)$ instead of $a+b$


### 10.6 Variations and Complications

Static redundancy makes fault testing more challenging
For static redundancy to be effective, we must ensure that initially all redundant components are fault-free



## Applications of NMR and Hybrid Redundancy

NASA's Space Shuttle (retired in 2012):
Used 5-way redundancy in hardware
Originally, 3 operational units +2 spares (one warm, one cold)
More recently, 4 operational +1 spare
Also, uses 2 independently developed
software systems (Design diversity)


Japanese Shinkansen "Bullet" Train
Triple-duplex system (6-fold redundancy)


## 11 Design for Testability



Oct. $2020 \square \square$
Part III - Faults: Logical Deviations


Slide 42


Sawage Chickens

"Algebra class will be important to you later in life because there's going to be a test six weeks from now."


## STRUCTURE AT A GLANCE

| Part I - Introduction: Dependable Systems (The Ideal-System View) | Goals <br> Models | 1. Background and Motivation <br> 2. Dependability Attributes <br> 3. Combinational Modeling <br> 4. State-Space Modeling |
| :---: | :---: | :---: |
| Part II - Defects: <br> Physical Imperfections <br> (The Device-Level View) | Methods <br> Examples | 5. Defect Avoidance <br> 6. Defect Circumvention <br> 7. Shielding and Hardening <br> 8. Yield Enhancement |
| Part III — Faults: <br> Logical Deviations <br> (The Circuit-Level View) | Methods | 9. Fault Testing <br> 10. Eault Masking <br> 41. Design for Testability <br> 12. Rēplicatióo and Vōting |
| Part IV - Errors: <br> Informational Distortions <br> (The State-Level View) | Methods <br> Examples | 13. Error Detection <br> 14. Error Correction <br> 15. Self-Checking Modules <br> 16. Redundant Disk Arrays |
| Part V - Malfunctions: <br> Architectural Anomalies <br> (The Structure-Level View) | Methods Examples | 17. Malfunction Diagnosis <br> 18. Malfunction Tolerance <br> 19. Standby Redundancy <br> 20. Resilient Algorithms |
| Part VI - Degradations: <br> Behavioral Lapses <br> (The Service-Level View) | Methods | 21. Degradation Allowance <br> 22. Degradation Management <br> 23. Robust Task Scheduling <br> 24. Software Redundancy |
| Part VII - Failures: Computational Breaches (The Result-Level View) | Methods | 25. Failure Confinement <br> 26. Failure Recovery <br> 27. Agreement and Adjudication <br> 28. Fail-Safe System Design |



Appendix: Past, Present, and Future
Oct. 2020



### 11.1 The Importance of Testability

A small circuit with a limited number of inputs and outputs can be tested with a reasonable amount of effort and time

A complex unit, such as a microprocessor, cannot be tested solely based on its input/output behavior

Hence, the need for provisions in the design to facilitate testing


### 11.2 Testability Modeling

To allow detection of a fault in point A of a logic circuit, we need to:
Be able to control that point from the primary inputs
Be able to observe that point from the primary outputs

Thus, good testability requires good controllability and good observability for every node in the circuit



## Quantifying Controllability

Controllability $C$ of a line has a value between 0 and 1
Derive $C$ values by proceeding from inputs ( $C=1$ ) to outputs

$N(0)=7$
$N(0)=1$
$N(1)=1$
$C T F=0.25$
$N(1)=7$
CTF $=0.25$
 for each of $f$ fan-out lines

A line with very low controllability is a good test point candidate
$N(0)$ : \# input patterns leading to 0 output $N(1)$ : \# input patterns leading to 1 output



## Quantifying Observability

Observability $O$ of a line has a value between 0 and 1
$k$-input, 1-output components
Derive $O$ values by proceeding from outputs $(O=1)$ to inputs

Observability transfer factor
OTF $=\frac{N(s p)}{N(s p)+N(i p)}$
$O_{\text {input } i}=O_{\text {output }} \times$ OTF
$f$-way fan-out


A line with very low observability is a good test point candidate
$N(s p)$ : \# ways of sensitizing a path to output $N(i p)$ : \# ways of inhibiting a path to output



## Quantifying Testability

## Testability $=$ Controllability $\times$ Observability

Controllabilities
Observabilities



Testabilities


Overall testability of a circuit = Average of line testabilities


### 11.3 Testpoint Insertion

Increase controllability and observability via the insertion of degating mechanisms and control points

Design for dual-mode operation Normal mode Test mode


Part III - Faults: Logical Deviations


Slide 50

### 11.4 Sequential Scan Techniques

Increase controllability and observability via provision of mechanisms to set and observe internal flip-flops

Scan design
Shift desired states into FF
Shift out FF states to observe


Mode control

Partial scan design:
Mitigates the excessive overhead of a full scan design

Part III - Faults: Logical Deviations


### 11.5 Boundary Scan Design

Allows us to apply arbitrary inputs to circuit parts whose inputs would otherwise not be externally accessible


Boundary scan elements of multiple parts are cascaded together into a scan path

From: http://www.asset-intertech.com/pdfs/boundaryscan tutorial.pdf


## Basic Boundary Scan Cell



From: http://www.asset-intertech.com/pdfs/boundaryscan tutorial.pdf

Part III - Faults: Logical Deviations


### 11.6 Built-in Self-Test (BIST)



Test patterns may be generated (pseudo)randomly - e.g., via LFSRs
Decision may be based on compressed test results


## 12 Replication and Voting



"Let's try voting for the greater of the two evils this time and see what happens."

"AFTER MONTHS OF SPEECHES, PROMISES, AND ACCUSATIONS, I'VE DECIDED TO JUST VOTE FOR THE GUY WITH THE COOLEST WEB SITE."

Oct. 2020


Pliferterfe rre Dew er porr $\mathrm{iz} / \mathrm{z} / 07$

"Fire. Bad. Those in favour?"

Part III - Faults: Logical Deviations


## STRUCTURE AT A GLANCE

| Part I - Introduction: <br> Dependable Systems (The Ideal-System View) | Goals <br> Models | 1. Background and Motivation <br> 2. Dependability Attributes <br> 3. Combinational Modeling <br> 4. State-Space Modeling |
| :---: | :---: | :---: |
| Part II - Defects: <br> Physical Imperfections <br> (The Device-Level View) | Methods <br> Examples | 5. Defect Avoidance <br> 6. Defect Circumvention <br> 7. Shielding and Hardening <br> 8. Yield Enhancement |
| Part III — Faults: <br> Logical Deviations <br> (The Circuit-Level View) | Methods | 9. Fault Testing <br> 10. Fault Masking <br> 11. Design for Testability <br> 112. Replication and Voting |
| Part IV - Errors: Informational Distortions <br> (The State-Level View) | Methods | 13. Error Detection <br> 14. Error Correction <br> 15. Self-Checking Modules <br> 16. Redundant Disk Arrays |
| Part V - Malfunctions: <br> Architectural Anomalies <br> (The Structure-Level View) | Methods | 17. Malfunction Diagnosis <br> 18. Malfunction Tolerance <br> 19. Standby Redundancy <br> 20. Resilient Algorithms |
| Part VI — Degradations: Behavioral Lapses <br> (The Service-Level View) | Methods | 21. Degradation Allowance <br> 22. Degradation Management <br> 23. Robust Task Scheduling <br> 24. Software Redundancy |
| Part VII - Failures: Computational Breaches (The Result-Level View) | Methods | 25. Failure Confinement <br> 26. Failure Recovery <br> 27. Agreement and Adjudication <br> 28. Fail-Safe System Design |



Appendix: Past, Present, and Future
Oct. 2020


Part III - Faults: Logical Deviations


### 12.1 Hardware Redundancy Overview

Data path methods:
Replication in space (costly)
Duplicate and compare
Triplicate and vote
Pair-and-spare
NMR/hybrid
Replication in time (slow?)
Recompute and compare
Recompute and vote
Alternating logic
Recompute after shift
Recompute after swap
Replicate operand segments
Mixed space-time replication
Monitoring (imperfect coverage)
Watchdog timer
Activity monitor
Low-redundancy coding
Parity prediction
Residue checking
Self-checking design

Control unit methods:
Coding of control signals Control-flow watchdog Self-checking design

Glue logic methods: Self-checking design


### 12.2 Replication in Space

The following schemes have already been discussed in connection with fault masking


Pair-and-spare
Duplicate and compare


Part III - Faults: Logical Deviations


## TMR with Imperfect Voting Unit

$R=R_{\mathrm{v}}\left(3 R_{\mathrm{m}}{ }^{2}-2 R_{\mathrm{m}}{ }^{3}\right)>R_{\mathrm{m}}$
Condition on the voting unit reliability $R_{\mathrm{v}}>1 /\left[3 R_{\mathrm{m}}-2 R_{\mathrm{m}}{ }^{2}\right]$
$d R_{\mathrm{v}}{ }^{\min / d R_{\mathrm{m}}}=\left(-3+4 R_{\mathrm{m}}\right) /\left(3 R_{\mathrm{m}}-2 R_{\mathrm{m}}{ }^{2}\right)^{2}$
Condition on the module reliability $\frac{3-\sqrt{9-8 / R_{v}}}{4}<R_{\mathrm{m}}<\frac{3+\sqrt{9-8 / R_{v}}}{4}$

Example: $R_{\mathrm{v}}=0.95$ requires that $0.56<R_{\mathrm{m}}<0.94$



When $R_{\mathrm{v}}=1-\varepsilon$ is close to 1 , we have $1 / R_{\mathrm{v}} \approx 1+\varepsilon$ and $(1-8 \varepsilon)^{0.5} \approx 1-4 \varepsilon$, leading to $0.5+\varepsilon<R_{\mathrm{m}}<1-\varepsilon$


## TMR with Compensating Faults

$R_{\mathrm{m}}=1-p_{0}-p_{1} \quad$ (0- and 1-fault probabilities)
$R=\left(3 R_{\mathrm{m}}{ }^{2}-2 R_{\mathrm{m}}{ }^{3}\right)+6 p_{0} p_{1} R_{\mathrm{m}}$
Example: $R_{\mathrm{m}}=0.998, p_{0}=p_{1}=0.001$

$R=\frac{0.999,984}{\text { Basic TMR }}+\frac{0.000,006}{\text { Compensation }}=0.999,990$
$\mathrm{RIF}_{\text {TMR } / \text { Simplex }}=0.002 / 0.000,016=125$
$\mathrm{RIF}_{\text {Compen/TMR }}=0.000,016 / 0.000,010=1.6$

### 12.3 Replication in Time

Can be slow, but in many control applications, extra time is available
Interleaving of the primary and duplicate computations saves time


Computation flowgraph, and schedule with 2 adders



## Recompute and Compare/Vote

Repeat computation and store the results for comparison or voting


Comparison or voting need not be done right away; primary result may be used in further computations, with the result subsequently validated, if appropriate

On a simultaneous multithreading architecture, multiple instruction streams may be interspersed

Some Cray machines take advantage of extensive hardware resources to execute instructions twice

Part III - Faults: Logical Deviations


### 12.4 Mixed Space/Time Replication

Instead of duplicating the computation with no hardware change (slow) or duplicating the entire hardware (costly), we can add some hardware to make the interleaved recomputations more efficient


Recomputation with same hardware resources ( $T=5$, excluding compare time)



### 12.5 Switching and Voting Units

We begin with some simple voting unit designs:
If in the case of 3-way disagreement any of the inputs can be chosen, then a simple design is possible

This design can be readily generalized
 to a larger number of inputs

One can perform pseudo voting that yields the median of 3 analog signals (Dennis, N.G., Microelectronics and Reliability, Aug. 1974)

Median and mean voting are also possible with digital signals


## Implementing a Bit-Voting Unit

TMR bit-voting: $y=x_{1} x_{2} \vee x_{2} x_{3} \vee x_{3} x_{1}$ (carry output of a single-bit full-adder) What about 5MR, 7MR?
Gate-level design quickly explodes in size


Other designs are also possible
Arithmetic: add the bits, compare to threshold Mux-based
Selection-based (majority of bit values is their median)

3 -out-of-5 voting unit built of 2-input gates


Oct. 2020

Two mux-based designs for a 3-out-of-5 bit-voting unit


Slide 66

## Complexity of Different Bit-Voting Unit Designs



Cost of majority bit-voting units as a function of the number $n$ of inputs

Part III - Faults: Logical Deviations


Slide 67

## Majority-Friendly Nanotechnologies

Certain new nanotechnologies offer efficient majority gates
Can we use majority gates as building-blocks in realizing voters?


Part III - Faults: Logical Deviations


## Recursive Construction of Large Voters



At-least-l-out-of-n threshold counting network built from a multiplexer and two smaller threshold counting networks

Recursively-built 5-out-of-9 voter



## Voting at the Word Level

Using bit-by-bit voting may be dangerous
One might think that in this example, any of the module outputs could be correct, so that

$$
\begin{array}{lll}
x_{1}= & 0 & 0 \\
x_{2}= & 1 & 0 \\
x_{3}= & 1 & 1 \\
\hline y=1 & 0
\end{array}
$$

producing 10 at the output isn't all that wrong
However, with bit-by-bit voting, the output may be different from all inputs

Design of bit- and word-voting networks discussed in: Parhami, B., "Voting Networks," IEEE TR, Aug. 1991


### 12.6 Variations and Design Issues

NMR/simplex: Voting unit is replaced with a unit that can also detects disagreements

When a faulty unit is detected, that unit and
 one other unit are removed from service

This makes all votes unambiguous and also improves systems lifetime

Self-purging redundancy: Modules purged when they disagree with the output and the threshold of the voting unit is adjusted accordingly (purged modules produce 0 outputs)



## Alternating Logic: Basic Ideas

Transmission of data over unreliable wires or buses
Send data; store at receiving end
Send bitwise complement of data
Compare the two versions
Detects wires s-a-0 or s-a-1, as well as many transients
The dual of a Boolean function $f\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ is another function $f_{\mathrm{d}}\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ such that $f_{\mathrm{d}}\left(x_{1}{ }^{\prime}, x_{2}^{\prime}, \ldots, x_{n}{ }^{\prime}\right)=f^{\prime}\left(x_{1}, x_{2}, \ldots, x_{n}\right)$
Fact: Obtain the dual of $f$ by exchanging AND and OR operators in its logical expression. For example, the dual of $f=a b \vee c$ is $f_{d}=(a \vee b) c$


Advantages of this approach compared with duplication include a smaller probability of common errors

Part III - Faults: Logical Deviations


## Alternating Logic: Self-Dual Functions

A function $f$ is self-dual if $f\left(x_{1}, x_{2}, \ldots, x_{n}\right)=f_{\mathrm{d}}\left(x_{1}, x_{2}, \ldots, x_{n}\right)$
For example, both the sum $a \oplus b \oplus c$ and carry $a b \vee b c \vee c a$ outputs of a full-adder are self-dual functions


With a self-dual function $f$, the functions $f$ and $f_{\mathrm{d}}$ in the diagram above can be computed by using the same circuit twice (time redundancy)

Many functions of practical interest are self-dual
Examples (proofs left as exercise)
A $k$-bit binary adder, with $2 k+1$ inputs and $k+1$ outputs, is self-dual So are 1 's-complement and 2 's-complement versions of such an adder


## Recomputing with Transformed Operands

Alternating logic is a special case of the following general scheme, with its encoding and decoding functions being bitwise complementation


## Recompute after shift

When $f$ is binary addition, we can use shifts for encoding and decoding Shifting causes the adder circuits to be exercised differently each time Originally proposed for ALUs with bit-slice organization

## Recompute after swap

When $f$ is binary addition, we can use swaps for encoding and decoding Swap the two operands; e.g., compute $b+a$ instead of $a+b$ Swap upper and lower halves of the two operands (modified adder)


## Time-Redundant, Segmented Addition

Instead of using a $k$-bit adder twice for error detection or 3 times for error correction, one can segment the operands into 2 or 3 parts and similarly segment the adder; perform replicated addition on operand segments and use comparison/voting to detect/correct error


Various other segmentation schemes have been suggested
Example: 16-bit adder with 4-way segmentation and voting

Sum computed in two cycles: The lower half in cycle 1, and the upper half in cycle 2


Townsend, Abraham, and Swartzlander, 2003


