

STRUCTURE AT A GLANCE

Part I — Introduction: Dependable Systems (The Ideal-System View)	Goals Models	 Background and Motivation Dependability Attributes Combinational Modeling State-Space Modeling
Part II — Defects: Physical Imperfections (The Device-Level View)	Methods Examples	 5. Defect Avoidance 6. Defect Circumvention 7. Shielding and Hardening 8. Yield Enhancement
Part III — Faults: Logical Deviations (The Circuit-Level View)	Methods Examples	9. Fault Testing 10. Fault Masking 11. Design for Testability 12. Replication and Voting
Part IV — Errors: Informational Distortions (The State-Level View)	Methods Examples	 13. Error Detection 14. Error Correction 15. Self-Checking Modules 16. Redundant Disk Arrays
Part V — Malfunctions: Architectural Anomalies (The Structure-Level View)	Methods Examples	 Malfunction Diagnosis Malfunction Tolerance Standby Redundancy Resilient Algorithms
Part VI — Degradations: Behavioral Lapses (The Service-Level View)	Methods Examples	21. Degradation Allowance 22. Degradation Management 23. Robust Task Scheduling 24. Software Redundancy
Part VII — Failures: Computational Breaches (The Result-Level View)	Methods Examples	 25. Failure Confinement 26. Failure Recovery 27. Agreement and Adjudication 28. Fail-Safe System Design

Appendix: Past, Present, and Future



Part III – Faults: Logical Deviations



About This Presentation


This presentation is intended to support the use of the textbook *Dependable Computing: A Multilevel Approach* (traditional print or on-line open publication, TBD). It is updated regularly by the author as part of his teaching of the graduate course ECE 257A, Fault-Tolerant Computing, at Univ. of California, Santa Barbara. Instructors can use these slides freely in classroom teaching or for other educational purposes. Unauthorized uses, including distribution for profit, are strictly prohibited. © Behrooz Parhami

Edition	Released	Revised	Revised	Revised	Revised
First	Sep. 2006	Oct. 2007	Oct. 2009	Oct. 2012	Oct. 2013
		Jan. 2015	Oct. 2015	Oct. 2018	Oct. 2019
		Oct. 2020			





9 Fault Testing







Part III – Faults: Logical Deviations





Part III - Faults: Logical Deviations





Slide 4

Oct. 2020



STRUCTURE AT A GLANCE





Appendix: Past, Present, and Future




Part III – Faults: Logical Deviations




9.1 Overview and Fault Models

The faulty state and transitions into and out of it










Requirements and Setup for Testing



Testability requires **controllability** and **observability** (redundancy may reduce testability if we are not careful; e.g., TMR)

Reference value can come from a "gold" version or from a table

Test patterns may be randomly generated, come from a preset list, or be selected according to previous test outcomes

Test results may be compressed into a "signature" before comparing

Test application may be off-line or on-line (concurrent)

Oct. 2020



Part III – Faults: Logical Deviations



Importance and Limitations of Testing

Important to detect faults as early as possible Approximate cost of catching a fault at various levels

Component	t \$1
Board	\$10
System	\$100
Field	\$1000

Test coverage may be well below 100% (model inaccuracies and impossibility of dealing with all combinations of the modeled faults)

"Trying to improve software quality by increasing the amount of testing is like trying to lose weight by weighing yourself more often." Steve C. McConnell

"Program testing can be used to show the presence of bugs, but never to show their absence!" Edsger W. Dijkstra



Part III – Faults: Logical Deviations



Fault Models at Different Abstraction Levels

Fault model is an abstract specification of the types of deviations in logic values that one expects in the circuit under test

Can be specified at various levels: transistor, gate, function, system

Transistor-level faults

Caused by defects, shorts/opens, electromigration, transients, ... May lead to high current, incorrect output, intermediate voltage, ... Modeled as stuck-on/off, bridging, delay, coupling, crosstalk faults Quickly become intractable because of the large model space

Function-level faults

Selected in an ad hoc manner based on the function of a block (decoder, ALU, memory)

System-level faults (malfunctions, in our terminology) Will discuss later in Part V




Part III – Faults: Logical Deviations



Gate- or Logic-Level Fault Models

Most popular models (due to their accuracy and relative tractability)

- Line stuck faults Stuck-at-0 (s-a-0) Stuck-at-1 (s-a-1)
- Line bridging faults Unintended connection (wired OR/AND)



Line open faults

Often can be modeled as s-a-0 or s-a-1

Delay faults (less tractable than the previous fault types) Signals experience unusual delays

Other faults

Coupling, crosstalk






9.2 Path Sensitization and D-Algorithm

The main idea behind test design: control the faulty point from inputs and propagate its behavior to some output

Example: s-a-0 fault Test must force the line to 1

Two possible tests $(A, B, C) = (0 \ 1 \ 1)$ or $(1 \ 0 \ 1)$

This method is formalized in the *D*-algorithm



D-calculus

1/0 on the diagram above is represented as D0/1 is represented as \overline{D} Encounters difficulties with XOR gates (PODEM algorithm fixes this)




Part III – Faults: Logical Deviations



Selection of a Minimal Test Set

Each input pattern detects a subset of all possible faults of interest (according to our fault model)



Choosing a minimal test set is a covering problem

Equivalent faults: e.g., $P \text{ s-a-0} \equiv L \text{ s-a-0} \equiv Q \text{ s-a-0}$ $Q \text{ s-a-1} \equiv R \text{ s-a-1} \equiv K \text{ s-a-1}$




Part III – Faults: Logical Deviations



Capabilities and Complexity of D-Algorithm

Reconvergent fan-out Consider the *s* input s-a-0

Simple path sensitization does not allow us to propagate the fault to the primary output *z*



PODEM solves the problem by setting *y* to 0

Worst-case complexity of D-algorithm is exponential in circuit size Must consider all path combinations XOR gates cause the behavior to approach the worst case Average case is much better; quadratic


PODEM: <u>Path-oriented de</u>cision <u>making</u> Developed by Goel in 1981 Also exponential, but in the number of circuit inputs, not its size



Part III – Faults: Logical Deviations



9.3 Boolean Difference Methods



Tests that detect *P* s-a-0 are solutions to the equation P dK/dP = 1 $(A \oplus B) C(\overline{AB}) = 1 \implies C = 1, A \neq B$

Tests that detect *P* s-a-1 are solutions to the equation $\overline{P} dK/dP = 1$ $(\overline{A \oplus B}) C(\overline{AB}) = 1 \implies C = 1, A = B = 0$



Part III – Faults: Logical Deviations



9.4 The Complexity of Fault Testing

The satisfiability problem (SAT)

Decision problem: Is a Boolean expression satisfiable? (i.e., can we assign values to the variables to make the result 1?)

Theorem (Cook, 1971): SAT is NP-complete In fact, even restricted versions of SAT remain NP-complete

Theorem (Cook, 1971): 3SAT is NP-complete In 3SAT, the logic expression is a product of 3-term OR clauses

According to the Boolean difference formulation, fault detection can be converted to SAT (find the solutions to P dK/dP = 1)

To prove the NP-completeness of fault detection, we need to show that SAT (or another NP-complete problem) can be converted to it

Proof of NP-completeness is due to Ibarra and Sahni [Ibar75] A simple alternate proof by Fujiwara [Fuji82] is in the textbook



Part III – Faults: Logical Deviations



Proof that Fault Detection is NP-Complete

Theorem (Cook, 1971): 3SAT is NP-complete

Theorem: Clause-monotone SAT (CM-SAT) is NP-complete

CM-SAT has OR clauses each of which consists entirely of complemented or uncomplemented variables, but not both

3SAT can be converted to CM-SAT by replacing each mixed OR clause with the product of two clauses involving a new variable Example: $(x_i \lor x_j \lor x'_k)$ is replaced by $(x_i \lor x_j \lor v_k)(v'_k \lor x'_k)$

Clause-monotone SAT can be converted to fault detection in a circuit

First level has ANDs for all clauses with complemented variables

Second level has ORs for all clauses with uncomplemented variables, plus an OR gate with level-1 outputs as its inputs (one input to this gate is y)

Third level has one AND gate that receives all level-2 outputs as its inputs A test for y s-a-1 satisfies the original clause-monotone expression





Part III – Faults: Logical Deviations



9.5 Testing of Units with Memory

The presence of memory expands the number of required test cases

To test a sequential machine, we may need to apply different input sequences for each possible initial state

Exponentially many possible input sequences

Exponentially many possible machine states





Testing of Memory

Simple-minded approach: Write 000 . . . 00 and 111 . . . 11 into every memory word and read out to verify proper storage and retrieval

Problems with the simple-minded approach:

- Does not test access/decoding mechanism How do you know the intended word was written into and read from?
- Many memory faults are pattern-sensitive, where cell operation is affected by the values stored in nearby cells
- Modern high-density memories experience dynamic faults that are exposed only for specific access sequences

Memory testing continues to be an active research area

Built-in self test is the only viable approach in the long term

Challenge: Any run time testing consumes some memory bandwidth





9.6 Off-Line vs. Concurrent Testing

This section will be forthcoming.






10 Fault Masking






Part III – Faults: Logical Deviations





STRUCTURE AT A GLANCE

Part I — Introduction: Dependable Systems (The Ideal-System View)	Goals Models	 Background and Motivation Dependability Attributes Combinational Modeling State-Space Modeling
Part II — Defects: Physical Imperfections	Methods	5. Defect Avoidance 6. Defect Circumvention 7. Shielding and Hardening
(The Device-Level View) Part III — Faults: Logical Deviations	Methods	8. Yield Enhancement
(The Circuit-Level View)	Examples	11. Design for Testability 12. Replication and Voting
Part IV — Errors: Informational Distortions	Methods Examples	 13. Error Detection 14. Error Correction 15. Self-Checking Modules
(The State-Level View) Part V — Malfunctions:	Methods	16. Redundant Disk Arrays 17. Malfunction Diagnosis
Architectural Anomalies (The Structure-Level View)	Examples	 Malfunction Tolerance Standby Redundancy Resilient Algorithms
Part VI — Degradations: Behavioral Lapses (The Service-Level View)	Methods Examples	21. Degradation Allowance22. Degradation Management23. Robust Task Scheduling24. Software Redundancy
Part VII — Failures: Computational Breaches (The Result-Level View)	Methods	25. Failure Confinement 26. Failure Recovery
	Examples	27. Agreement and Adjudication 28. Fail-Safe System Design




Appendix: Past, Present, and Future




Part III – Faults: Logical Deviations





10.2 Interwoven Redundant Logic



 $\mathbf{0} \rightarrow \mathbf{1}$ fault in *b* is critical

 $0 \rightarrow 1$ fault in *c* or *d* is not critical (it is masked)

 $1 \rightarrow 0$ fault in *a* or *h* is not critical (it is masked)

Even nonredundant circuits have some masking capability


Is there a way to exploit the inherent masking capabilities of logic gates to achieve general fault masking?





How Interwoven Logic Works

Ζ



Let *x*1, *x*2, *x*3, and *x*4 be 4 copies of the signal x

 $1 \rightarrow 0$ change is critical for AND, subcritical for OR

 $0 \rightarrow 1$ change is critical for OR, subcritical for AND

Alternating layers of ANDs and ORs can mask each other's critical faults


To mask *h* critical faults: Number of gates multiplied by $(h + 1)^2$ Gate inputs multiplied by h + 1

For h = 1, the scheme is known as Quadded logic

Part III - Faults: Logical Deviations



Interwoven Logic for Nanoelectronics



Oct. 2020

Part III – Faults: Logical Deviations



Highly Reliable Logic with "Crummy" Relays

Moore & Shannon, 1956

a: prob [contact made | energized]
1 – a: prob [contact open | energized]
c: prob [contact made | not energized]
1 – c: prob [contact open | not energized]


No matter how crummy the relays (i.e., how close the values of *a* and *c*), one can interconnect many of them in a redundant series-parallel structure to achieve arbitrarily high reliability

prob [connection made | energized] = $2a^2 - a^4$ (> *a* if *a* > 0.62) prob [connection made | not energized] = $2c^2 - c^4$ (always < *c*)






Part III – Faults: Logical Deviations




(normally open)

"Break" contact (normally closed) a < c






10.3 Static Redundancy with Replication




A TMR Application and Its Bit-Voting Unit

Single-event upset (SEU) = Soft error Change of state caused by a high-energy particle strike



Example: SEU Hardened Flip-Flop



For list of flip-flop hardening methods and their comparison, see: <u>http://klabs.org/richcontent/fpga_content/pages/notes/seu_hardening.htm</u>



Part III – Faults: Logical Deviations



N-Modular Redundancy (NMR)

Triple-modular redundancy (TMR) can be generalized to N units

N-modular redundancy (NMR) uses *N* modules along with a voter, with *N* usually being odd

Example: 5MR Operates correctly as long as 3 of the 5 modules are healthy

Voter complexity rises rapidly with increasing *N*

1 2 Voting unit 3 4 5

Even values of *N* are also feasible

Example: 4MR, with 3-out-of-4 voting

Voter masks single faults; can be designed to detect double faults



Part III – Faults: Logical Deviations



10.4 Dynamic and Hybrid Redundancy

1. Detect and replace

Dynamic redundancy (cold/hot standby) Detection via

- -- coding, watchdog timer, self-checking
- -- duplication (pair-and-spares)

2. Mask in place

Static redundancy May revert to simplex instead of duplex Design challenges include


- -- synchronization for voting
- -- voting on imprecise results

3. Mask, diagnose, and reconfigure


Hybrid redundancy Fault masked at output, but diagnosed -- e.g., via comparison with voter output Faulty circuit is replaced by spare Becomes static upon spare exhaustion



Part III – Faults: Logical Deviations



Comparing Replication Schemes



Switch for Standby Redundancy

Standby redundancy requires an *n*-to-1 switch to select the output of the currently active module

The detectors use various info to deduce fault conditions

- -- Error coding
- -- Reasonableness checks
- -- Watchdog timer

Once a fault has been detected, the switch reconfigures the system by flagging the faulty unit and activating next spare in sequence


If we use an *n*-to-2 switch and compare the two selected outputs, the configuration is known as "pair-and-spares"





Part III – Faults: Logical Deviations





Fault Detection in Standby Redundancy

Activity monitoring

Duplication and comparison

Self-checking design





Detector


D

1

2

Spare

Preview of Self-Checking Design




Switch for Hybrid Redundancy

Hybrid redundancy with *n* active and *s* spare modules requires an (n + s)-to-*n* switch to select the outputs of the active modules

Self-purging redundancy is a variant of hybrid redundancy in which all modules are active at the outset, but they are purged as they disagree with the majority output

Voting unit in self-purging redundancy is a threshold voter that considers the inputs with weights of 1 (active) or 0 (purged)





Part III – Faults: Logical Deviations

10.5 Time Redundancy

Retry upon a detected fault: particularly useful for transient faults

Recomputation not useful with permanent faults

Can make recomputation work by slightly changing the operands, but this is not always applicable

Compute $a \times (2b)$ instead of $(2a) \times b$

Compute b + a or -(-a - b) instead of a + b






10.6 Variations and Complications

Static redundancy makes fault testing more challenging

For static redundancy to be effective, we must ensure that initially all redundant components are fault-free





Part III – Faults: Logical Deviations



Applications of NMR and Hybrid Redundancy

NASA's Space Shuttle (retired in 2012):

Used 5-way redundancy in hardware Originally, 3 operational units + 2 spares (one warm, one cold) More recently, 4 operational + 1 spare

Also, uses 2 independently developed software systems (Design diversity)





Japanese Shinkansen "Bullet" Train

Triple-duplex system (6-fold redundancy)



Part III – Faults: Logical Deviations




11 Design for Testability





Part III - Faults: Logical Deviations






"Someone in this house flunked his earth science test because someone else in this house told him that love makes the world go around!"

Oct. 2020



Part III – Faults: Logical Deviations









"Algebra class will be important to you later in life because there's going to be a test six weeks from now."

STRUCTURE AT A GLANCE





Appendix: Past, Present, and Future



Part III – Faults: Logical Deviations



11.1 The Importance of Testability

A small circuit with a limited number of inputs and outputs can be tested with a reasonable amount of effort and time

A complex unit, such as a microprocessor, cannot be tested solely based on its input/output behavior

Hence, the need for provisions in the design to facilitate testing






11.2 Testability Modeling

To allow detection of a fault in point A of a logic circuit, we need to:

Be able to control that point from the primary inputs

Be able to observe that point from the primary outputs

Thus, good **testability** requires good **controllability** and good **observability** for every node in the circuit





Part III – Faults: Logical Deviations



Quantifying Controllability

Controllability C of a line has a value between 0 and 1

Derive C values by proceeding from inputs (C = 1) to outputs


Controllability transfer factor

$$CTF = 1 - \left| \frac{N(0) - N(1)}{N(0) + N(1)} \right|$$
$$C_{\text{output}} = (\sum_{i} C_{\text{input } i} / k) \times CTF$$

f-way fan-out

A line with very low controllability is a good test point candidate

k-input, 1-output components



N(0): # input patterns leading to 0 output N(1): # input patterns leading to 1 output

Oct. 2020



Part III - Faults: Logical Deviations

Quantifying Observability

Observability O of a line has a value between 0 and 1


Derive O values by proceeding from outputs (O = 1) to inputs

Observability transfer factor

$$OTF = \frac{N(sp)}{N(sp) + N(ip)}$$
$$O_{input i} = O_{output} \times OTF$$

f-way fan-out


k-input, 1-output components



Oct. 2020

Quantifying Testability

Testability = Controllability × Observability



Overall testability of a circuit = Average of line testabilities



Part III – Faults: Logical Deviations



11.3 Testpoint Insertion


Increase controllability and observability via the insertion of degating mechanisms and control points


Design for dual-mode operation Normal mode Degate Control/Observe Test mode Partitioned Normal mode Test mode for A design A Α Α Β B B Muxes Oct. 2020 Slide 50 Part III - Faults: Logical Deviations


11.4 Sequential Scan Techniques

Increase controllability and observability via provision of mechanisms to set and observe internal flip-flops

Scan design Shift desired states into FF Shift out FF states to observe







Partial scan design: Mitigates the excessive overhead of a full scan design


Part III - Faults: Logical Deviations



Slide 51

Oct. 2020






From: <u>http://www.asset-intertech.com/pdfs/boundaryscan_tutorial.pdf</u>



Part III – Faults: Logical Deviations



Basic Boundary Scan Cell




From: <u>http://www.asset-intertech.com/pdfs/boundaryscan_tutorial.pdf</u>



Part III – Faults: Logical Deviations



11.6 Built-in Self-Test (BIST)



Test patterns may be generated (pseudo)randomly – e.g., via LFSRs

Decision may be based on compressed test results

Oct. 2020



Part III – Faults: Logical Deviations



12 Replication and Voting




Oct. 2020




Part III – Faults: Logical Deviations





STRUCTURE AT A GLANCE

Part I — Introduction:	Goals	1. Background and Motivation	
Dependable Systems (The Ideal-System View)	Models	 Dependability Attributes Combinational Modeling State-Space Modeling 	
Part II — Defects: Physical Imperfections (The Device-Level View)	Methods	5. Defect Avoidance 6. Defect Circumvention	
	Examples	7. Shielding and Hardening 8. Yield Enhancement	
Part III — Faults: Logical Deviations (The Circuit-Level View)	Methods	9. Fault Testing 10. Fault Masking	
	Examples	11. Design for Testability 12. Replication and Voting	
Part IV — Errors: Informational Distortions (The State-Level View)	Methods	13. Error Detection 14. Error Correction	
	Examples	15. Self-Checking Modules 16. Redundant Disk Arrays	
Part V — Malfunctions:	Methods	17. Malfunction Diagnosis 18. Malfunction Tolerance	
Architectural Anomalies (The Structure-Level View)	Examples	19. Standby Redundancy 20. Resilient Algorithms	
Part VI — Degradations: Behavioral Lapses (The Service-Level View)	Methods	21. Degradation Allowance 22. Degradation Management	
	Examples	23. Robust Task Scheduling 24. Software Redundancy	
Part VII — Failures: Computational Breaches (The Result-Level View)	Methods	25. Failure Confinement 26. Failure Recovery	
	Examples	27. Agreement and Adjudication 28. Fail-Safe System Design	



Appendix: Past, Present, and Future



Part III – Faults: Logical Deviations



12.1 Hardware Redundancy Overview

Data path methods:


Replication in space (costly) Duplicate and compare Triplicate and vote Pair-and-spare NMR/hybrid Replication in time (slow?) Recompute and compare Recompute and vote Alternating logic Recompute after shift Recompute after swap Replicate operand segments Mixed space-time replication Monitoring (imperfect coverage) Watchdog timer Activity monitor Low-redundancy coding Parity prediction Residue checking Self-checking design

Control unit methods:

Coding of control signals Control-flow watchdog Self-checking design

Glue logic methods:

Self-checking design




Part III – Faults: Logical Deviations







12.2 Replication in Space




TMR with Imperfect Voting Unit



TMR with Compensating Faults













12.3 Replication in Time

Can be slow, but in many control applications, extra time is available



Recompute and Compare/Vote

Repeat computation and store the results for comparison or voting



Comparison or voting need not be done right away; primary result may be used in further computations, with the result subsequently validated, if appropriate

> On a simultaneous multithreading architecture, multiple instruction streams may be interspersed


Some Cray machines take advantage of extensive hardware resources to execute instructions twice





12.4 Mixed Space/Time Replication

Instead of duplicating the computation with no hardware change (slow) or duplicating the entire hardware (costly), we can add some hardware to make the interleaved recomputations more efficient




12.5 Switching and Voting Units

We begin with some simple voting unit designs:

If in the case of 3-way disagreement any of the inputs can be chosen, then a simple design is possible

This design can be readily generalized to a larger number of inputs



One can perform pseudo voting that yields the median of 3 analog signals (Dennis, N.G., *Microelectronics and Reliability*, Aug. 1974)

Median and mean voting are also possible with digital signals





Implementing a Bit-Voting Unit

TMR bit-voting: $y = x_1x_2 \lor x_2x_3 \lor x_3x_1$ (carry output of a single-bit full-adder) What about 5MR, 7MR?


Gate-level design quickly explodes in size

Other designs are also possible Arithmetic: add the bits, compare to threshold Mux-based


Selection-based (majority of bit values is their median)


3-out-of-5 voting unit built of 2-input gates

Two mux-based designs for a 3-out-of-5 bit-voting unit




Oct. 2020






Part III – Faults: Logical Deviations





Complexity of Different Bit-Voting Unit Designs



Cost of majority bit-voting units as a function of the number n of inputs

Oct. 2020




Part III – Faults: Logical Deviations



Majority-Friendly Nanotechnologies

Certain new nanotechnologies offer efficient majority gates

Can we use majority gates as building-blocks in realizing voters?






Part III – Faults: Logical Deviations




Recursive Construction of Large Voters



At-least-*l*-out-of-*n* threshold counting network built from a multiplexer and two smaller threshold counting networks

Recursively-built 5-out-of-9 voter



Part III – Faults: Logical Deviations





Voting at the Word Level

Using bit-by-bit voting may be dangerous

One might think that in this example, any of the module outputs could be correct, so that producing 10 at the output isn't all that wrong

However, with bit-by-bit voting, the output may be different from all inputs

Design of bit- and word-voting networks discussed in: Parhami, B., "Voting Networks," *IEEE TR*, Aug. 1991

X	=	0	0
X	<u>_</u> =	1	0
	3 =	_	1
	=		0
$x_{1} =$	0	0	0
$x_{2}^{'} =$	1	0	1
_			
$x_{3} =$		1	0






12.6 Variations and Design Issues

NMR/simplex: Voting unit is replaced with a unit that can also detects disagreements

When a faulty unit is detected, that unit and one other unit are removed from service


This makes all votes unambiguous and also improves systems lifetime

Self-purging redundancy: Modules purged when they disagree with the output and the threshold of the voting unit is adjusted accordingly (purged modules produce 0 outputs)





Part III – Faults: Logical Deviations




Alternating Logic: Basic Ideas

Transmission of data over unreliable wires or buses Send data; store at receiving end Send bitwise complement of data Compare the two versions Detects wires s-a-0 or s-a-1, as well as many transients

The *dual* of a Boolean function $f(x_1, x_2, ..., x_n)$ is another function $f_d(x_1, x_2, ..., x_n)$ such that $f_d(x_1', x_2', ..., x_n') = f'(x_1, x_2, ..., x_n)$

Fact: Obtain the dual of *f* by exchanging AND and OR operators in its logical expression. For example, the dual of $f = ab \lor c$ is $f_d = (a \lor b)c$



approach compared with duplication include a smaller probability of common errors


Advantages of this



Alternating Logic: Self-Dual Functions

A function *f* is self-dual if $f(x_1, x_2, ..., x_n) = f_d(x_1, x_2, ..., x_n)$

For example, both the sum $a \oplus b \oplus c$ and carry $ab \lor bc \lor ca$ outputs of a full-adder are self-dual functions



With a self-dual function f, the functions f and f_d in the diagram above can be computed by using the same circuit twice (time redundancy)

Many functions of practical interest are self-dual

Examples (proofs left as exercise)

A *k*-bit binary adder, with 2k + 1 inputs and k + 1 outputs, is self-dual So are 1's-complement and 2's-complement versions of such an adder




Part III – Faults: Logical Deviations



Recomputing with Transformed Operands

Alternating logic is a special case of the following general scheme, with its encoding and decoding functions being bitwise complementation



Recompute after shift

When *f* is binary addition, we can use shifts for encoding and decoding Shifting causes the adder circuits to be exercised differently each time Originally proposed for ALUs with bit-slice organization

Recompute after swap

When *f* is binary addition, we can use swaps for encoding and decoding Swap the two operands; e.g., compute b + a instead of a + bSwap upper and lower halves of the two operands (modified adder)

Oct. 2020




Part III – Faults: Logical Deviations



Time-Redundant, Segmented Addition


Instead of using a *k*-bit adder twice for error detection or 3 times for error correction, one can segment the operands into 2 or 3 parts and similarly segment the adder; perform replicated addition on operand segments and use comparison/voting to detect/correct error



Various other segmentation schemes have been suggested

Example: 16-bit adder with 4-way segmentation and voting

Sum computed in two cycles: The lower half in cycle 1, and the upper half in cycle 2



Townsend, Abraham, and Swartzlander, 2003



Part III – Faults: Logical Deviations

