

## Final Exam, ECE 137A

**Wednesday March 20, 2019, Noon - 3 p.m.**

Name: \_\_\_\_\_

Closed Book Exam:

Class Crib-Sheet and 2 pages (4 surfaces) of student notes permitted

Do not open this exam until instructed to do so. Use any and all reasonable approximations (5% accuracy), *after stating & justifying them.*

**Show your work:**

**Full credit will not be given for correct answers if supporting work is missing.**


Good luck

Time function	LaPlace Transform
$\delta(t)$ impulse	1
$U(t)$ unit step-function	$1/s$
$e^{-\alpha}U(t)$	$\frac{1}{s+\alpha} = \frac{1/\alpha}{1+s/\alpha}$
$e^{-\alpha} \cos(\omega_d t)U(t)$	$\frac{s+\alpha}{(s+\alpha)^2 + \omega_d^2}$
$e^{-\alpha} \sin(\omega_d t)U(t)$	$\frac{\omega_d}{(s+\alpha)^2 + \omega_d^2}$

Part	Points Received	Points Possible	Part	Points Received	Points Possible
1a		6	2c		15
1b		5	2d		10
1c		4	3a		7
1d		10	3b		8
1e		10	3c		7
2a		10	3d		8
2b		10			
<b>total</b>		<b>100</b>			

**Problem 1, 35 points**

**This is an NOT an Op-Amp:** Analyze under the assumption that the differential and common mode input voltages are at zero volts



All the transistors have the same (matched)  $I_S$ , have  $\beta = 100$ , and  $V_A = \infty$  Volts .

$V_{CE(sat)} = 0.5V$  .

$V_{be}$  is approximately 0.7 V,

but use  $V_{be} = (kT/q) \ln(I_E / I_S)$  when necessary or appropriate.

The supplies are +4 Volts and -4 Volts.

All transistors (and diodes) have the same  $I_S$

Q1A,1B,5,11 are biased at 10mA collector current.

Q6 is biased at 25mA collector current.

Q7 and Q10 are biased at 3mA collector current.

The DC voltage drops across RE5 and RE14 are both 400mV.

RB1A=RB1B=2kOhm. RE1A=RE1B=44.8Ohm. RL11=1.1kOhm.

RL=1kOhm.

Part a, 6 points

DC bias---to simplify ,assume  $\beta = \infty$  *for the DC analysis only.*

Find the value of the following resistors:

Re5= \_\_\_\_\_ Re14= \_\_\_\_\_ Re4= \_\_\_\_\_


Re15= \_\_\_\_\_ Re12= \_\_\_\_\_ Re3= \_\_\_\_\_

Re7= \_\_\_\_\_ Re10= \_\_\_\_\_



Part b, 5 points

DC bias---to simplify, assume  $\beta = \infty$  *for the DC analysis only.*



On the circuit diagram above, label the DC voltages at **ALL nodes**, and the DC collector currents of **all transistors**. Label the values of all resistors (except RC5).



Part c, 4 points

find the following

device	Q1AB	11	12	4	6	15	7	10
gm, mS								

Part d, 10 points.

Find the following, *using the actual value of  $\beta$ , i.e.  $\beta=100$*

	Voltage Gain	Input impedance
Q1AB		
Q11		
Q6		
Q7		
Overall differential Vout/Vin		

Note: with some insight, you can find the combined gain of Q1AB/11 in a single step. If you would like to do so, omit the separate answers for Q1AB and Q11 in the table above, and instead fill in the table below,

	Voltage Gain	Input impedance
Q1AB/ Q11 combination.		









Part e, 10 points

Maximum peak-peak output voltage (*show all your work*)

For this, you must use the full circuit diagram, not the half circuit diagram.

	magnitude and sign of maximum output signal swing due to <i>cutoff</i>	magnitude and sign of maximum output signal swing due to <i>saturation</i>
Transistor Q7		
Transistor Q10		
Transistor Q6		
Transistor Q15		
Transistor Q4		
Transistor Q11		
Transistor Q1A		
Transistor Q1B		


Be warned: In some cases a limit is not relevant at all. Mark those answers "not relevant". But, give a 1-sentence statement below as to why it is not relevant. Q7/10 form a push pull stage, so be careful about your answer there. .





**Problem 2, 35 points**

**This is an Op-Amp**---analyze the bias under the assumption that DC output voltage is zero volts, that the positive input  $V_{i+}$  is zero volts, and that we must determine the DC value of the negative input voltage ( $V_{i-}$ ) necessary to obtain this.



The NMOSFETs have  $K_{\mu} = \mu c_{gs} W_g / 2L_g = 0.55\text{mA/V}^2 \cdot (W_g / 1\mu\text{m})$

$K_v = c_{gs} v_{inj} W_g = 0.69\text{mA/V} \cdot (W_g / 1\mu\text{m})$ ,  $\Delta V = v_{inj} L_g / \mu = 0.625\text{V}$ ,  $V_{th} = 0.25\text{V}$ ,  
 $1/\lambda = 20\text{V}$

The PMOS have identical parameters, except, of course,  $V_{th}$  is negative.

$V_{DD} = +1\text{V}$ ,  $-V_{SS} = -1\text{V}$ ,  $R_L = 50\text{k}\Omega$

All transistors have  $|V_{gs}| = 0.35\text{V}$ , **except for M7 and M15**, which have  $|V_{gs}| = 0.45\text{V}$ , **and except for M8,9,10,11**, which have  $|V_{gs}| = 0.30\text{V}$

M12,13 are biased at  $I_D = 25\mu\text{A}$ .

M5,7,15 are biased at  $I_D = 50\mu\text{A}$ .

M8,9,10,11 are biased at  $I_D = 50\mu\text{A}$ .

Part a, 10 points

DC bias.

Analyze the bias under the assumption that DC output voltage is zero volts, that the positive input  $V_{i+}$  is zero volts, and that we must determine the DC value of the negative input voltage ( $V_{i-}$ ) necessary to obtain this.

(Hint, this should give  $V_{i-} = 0V$ )

Find the following:

Gate widths of M12 and M13 = \_\_\_\_\_

Gate width of M7 = \_\_\_\_\_

Gate width of M8 = \_\_\_\_\_

Gate width of M9 = \_\_\_\_\_









Part c, 15 points.

You will now compute the op-amp differential gain. Find the following

	Voltage Gain	Input impedance
Transistor combination M1,2,13, 13		
M5,6 combination		
Q9 or Q12.		
Q8 or Q15		
Overall differential $V_{out}/V_{in}$		

Notes:

1) You can analyze M5 and M6 as separate stages, or as a combined stage using Norton/Thevenin methods. Don't ask for hints as to how to do this.

2) For M8/9 and for M10/11, you can assume that M8 and M9 are on for the positive signal swing and M10 and M11 are on for the negative signal swing. More accurately, you can assume, for the signal swing near zero volts, that all are on. If you take the latter approach (and do it correctly), you will receive a couple of extra credit points. One hint (don't ask for any other hints): use symmetry.











Part d, 10 points

Maximum peak-peak output voltage at the positive output  $V_{o+}$  (*show all your work*)


	magnitude and sign of maximum output signal swing due to <i>cutoff</i>	magnitude and sign of maximum output signal swing due to: <i>knee voltage</i> (saturation)
Transistor M9		
Transistor M11		
Transistor M8		
Transistor M10		
Transistor M4		
Transistor M19		
Transistor M6		
Transistor M14		

***Be warned: in some cases a limit is not relevant. Mark those answers "not relevant".***





**Problem 3, 30 points**

	<p>You will be working on the circuit to the left</p> <p>Ignore DC bias analysis. You don't need it.</p> <p>The transistor has transconductance <math>g_m</math>.</p> <p>Its output resistance <math>R_{ds}</math> is infinity...so you don't need to include this element in the circuit diagram !</p>
---	---

Part a, 7 points

Draw a small-signal equivalent circuit of the circuit.

Part b, 8 points

$g_m=10 \text{ mS}$ .  $C=1\text{pF}$ .  $R= 1000 \text{ Ohms}$

Find, by nodal analysis, a small-signal expression for  $V_{out}/V_{in}$ . Be sure to give the answer with **\*\*correct units\*\*** and in ratio-of-polynomials form, i.e.

$$\frac{V_{out}(s)}{V_{gen}(s)} = K \cdot \frac{1 + b_1s + b_2s^2 + \dots}{1 + a_1s + a_2s^2 + \dots} \text{ or (as appropriate) } \frac{V_{out}(s)}{V_{gen}(s)} = K \cdot (s\tau)^n \cdot \frac{1 + b_1s + b_2s^2 + \dots}{1 + a_1s + a_2s^2 + \dots}$$

Note that an expression like

$$\frac{V_{out}(s)}{V_{gen}(s)} = \frac{1}{1 + (3 \cdot 10^{-6})s} \text{ is dimensionally wrong; } \frac{1}{1 + (3 \cdot 10^{-6} \text{seconds})s} \text{ is dimensionally correct}$$

$V_{out}(s)/V_{in}(s)=$  \_\_\_\_\_




Part c, 7 points

Find any/all pole and zero frequencies of the transfer function, in Hz:

\_\_\_\_\_ , \_\_\_\_\_ , \_\_\_\_\_

Draw a clean Bode Plot of  $V_{out}/V_{in}$ ,  
LABEL AXES, LABEL all relevant gains and pole or zero frequencies, Label Slopes







Part d, 8 points

$V_{in}(t)$  is a 0.1 V amplitude step-function.

Find  $V_{out}(t) =$  \_\_\_\_\_

Plot it below. Label axes, show initial and final values, show time constants.

