

**ECE ECE145A (undergrad) and ECE218A (graduate)**

**Final Exam. Tuesday, December 8, 12-3 p.m.**

Do not open exam until instructed to.

Open notes, open books, etc. You have 3 hrs.

Use all reasonable approximations (5% accuracy is fine. ),

***AFTER STATING and justifying THEM.***

***Think before doing complex calculations. Sometimes there is an easier way.***

Problem	Points Received	Points Possible
1a		5
1b		7
2a		7
2b		5
3a		5
3b		7
3c		8
3d		5
3e		5
3f		5
4a		5
4b		7
4c		5
4d		5
5a		6
5b		5
5c		8
total		100

**Name:** \_\_\_\_\_

$$G_T = \frac{|S_{21}|^2 (1-|\Gamma_s|^2)(1-|\Gamma_L|^2)}{|(1-\Gamma_s S_{11})(1-\Gamma_L S_{22}) - S_{21} S_{12} \Gamma_s \Gamma_L|^2} \quad G_P = \frac{1}{1-|\Gamma_{in}|^2} \cdot |S_{21}|^2 \cdot \frac{1-|\Gamma_L|^2}{|1-\Gamma_L S_{22}|^2}$$

$$G_a = \frac{1-|\Gamma_s|^2}{|1-\Gamma_s S_{11}|^2} \cdot |S_{21}|^2 \cdot \frac{1}{1-|\Gamma_{out}|^2} \quad G_{max} = \frac{|S_{21}|}{|S_{12}|} \cdot \left[ K - \sqrt{K^2 - 1} \right] \text{if } K > 1$$

$$G_{MS} = \frac{|S_{21}|}{|S_{12}|} \cdot \text{if } K < 1 \quad K = \frac{1-|S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2|S_{21}S_{12}|} \quad \text{where } \Delta = \det[S]$$

Unconditionally stable if : (1)  $K > 1$  **and** (2)  $\|\det[S]\| < 1$

**Problem 1, 12 points**

*Two-port properties, Gain relationships*


part a, 5 points

Transistor cutoff frequencies

$$C_{gs} = 100 \text{ fF}, g_m = 100 \text{ mS.}$$

$$R_{ds} = 100 \text{ Ohms}, R_i = 10 \text{ Ohms,}$$

Find  $f_\tau$  and  $f_{\max}$ .



part b, 7 points


Find the short-circuit current gain and the maximum available power gain at 60 GHz

**Problem 2, 12 points**

*Potentially unstable amplifier design*

part a, 7 points

At a design frequency of 1 GHz, a common-source FET has source and load stability circles as below




Given that  $S_{11}=0.5$  and  $S_{22}=1.1$  at 1GHz, draw two stabilization circuits in the boxes below, giving element values

Solution 1	Solution 2

part b, 5 points

A FET has available and operating gain circles as below at 1 GHz.




Assuming a 50Ohm impedance normalization, what are the optimum generator and load impedances ?

$Z_{gen,opt} =$  \_\_\_\_\_  $Z_{l,opt} =$  \_\_\_\_\_

**Problem 3, 35 points**

*Power gains and stability*

The transistor has  $S_{11}=0$ ,  $S_{12}=0.1$ ,  $S_{21}=8$ ,  
 $S_{22}=0.5$



part a, 5 points

If the load impedance is an open-circuit, what is the input reflection coefficient?

$\Gamma_{in} =$  \_\_\_\_\_

part b, 7 points

Is it necessary to stabilize the device before simultaneous input and output matching to it ? Assuming that you have stabilized, if necessary, or have not stabilized (if not necessary), what power gain will you obtain after matching on both input and output ?

Unconditionally Stable ? \_\_\_\_\_

Power gain after simultaneous matching=\_\_\_\_\_

part c, 8 points

(hard thinking, ok math): Can you determine from the S-parameters above what values of source reflection coefficient would lead to potential instability ? Can you determine the necessary value of parallel input stabilization resistance ?





part d, 5 points

Without stabilizing the FET, the FET is connected to a 100 Ohm generator, with 1mW available power, and a 100 Ohm load. Find the power in the load

$$P_L = \underline{\hspace{2cm}}$$

part e, 5 points

Without stabilizing the FET, the FET is connected to a 50 Ohm generator, with 1mW available power, and a 50 Ohm load. Find the power in the load

$$P_L = \underline{\hspace{2cm}}$$

part f, 5 points

Without stabilizing the device, the generator, with 1mW available power, is impedance-matched to the FET input, and is then connected directly to a 100 Ohm load. Find the power in the load

$$P_L = \underline{\hspace{2cm}}$$



**Problem 4, 22 points**

*S parameters and Signal flow graphs*

A transistor has the following s-parameters:

- $S_{11}=0.5$
- $S_{22}=0.25$
- $S_{12}=0.5$
- $S_{21}=5$

A second two-port consists of a 25 Ohm resistor between its input and output ports



part a, 5 points

Using a 50 Ohm impedance standard, compute the four S-parameters of the resistor network.

S11= \_\_\_\_\_ S12= \_\_\_\_\_ S21= \_\_\_\_\_  
S22= \_\_\_\_\_

part b, 7 points


The resistor network is connected between to the FET input. Compute the four S-parameters of the combined network.

S11= \_\_\_\_\_ S12= \_\_\_\_\_ S21= \_\_\_\_\_  
S22= \_\_\_\_\_

part c, 5 points

Y-parameters

Compute the Y-parameters of this network








part d, 5 points


Z-parameters

Compute the Z-parameters of this network





**Problem 5, 19 points**  
*Power amplifier design*



An HBT has the output characteristics as shown, with a maximum 2mA/micron collector current. The (somewhat contrived) device model is to the right, with  $g_m = 20.0 \text{ mS} / \mu\text{m} \cdot L_E$ ,  $R_{bb} = 20 \Omega - \mu\text{m} / L_E$ ,  $C_{be} = g_m \tau_f$ , where  $\tau_f = 0.5 \text{ ps}$ ,  $C_{CE} = 2 \text{ fF} / \mu\text{m} \cdot L_E$

part a, 6 points

The optimum load *admittance* is parallel combination of a conductance G and an inductive susceptance. Setting G to 40 milliSiemens, and setting the signal frequency to 100GHz, find (1) the appropriate HBT emitter length  $L_E$  and (2) the required parallel load inductance L.

part b, 5 points

What is the maximum saturated output power ? What is the correct collector bias voltage and collector bias current ?

part c, 8 points

After impedance-matching on the amplifier input and output, what is the amplifier power gain ?