ECE 145A and 218A.

Transmission-line properties, impedance-matching exercises

Problem #1

This is a circuit file to study a transmission line. The 2 resistors are included to allow easy disconnection of port 2 without causing numerical problems in the simulator. MSUB defines the microstrip substrate; H is the dielectric thickness, Er its constant, and T the metal thickness. I've cheated and made the metal conductivity very high, so as to minimize skin loss.

Please simulate S11, plot on a Smith chart, and from the frequencies at which the line is multiples of a quarter-wavelength, determine the line Zo.

Make R1 zero, and R2 1GOhm (open ckt line), simulate S11, and plot Z11 vs frequency. From the frequencies of the poles (singularities) and zeros, determine the wave velocity.
Problem 2

We want to design a bypass capacitor, either to AC ground a power supply or an internal node in a transistor amplifier. We wish this impedance to be small over a wide range of frequencies. A large capacitor gives a low impedance $1/j\omega C$, but its large dimensions will give standing-wave resonances at a low frequency.

While our WiFi circuit is designed to work at only 60 GHz, the transistor bandwidth is almost 300 GHz, so we must ensure that the capacitor impedance remains small from a few GHz to 300 GHz.

We will use substrate parameters as below:

![Diagram of MSub component](image)

**MSub**
- **MSUB**
- **CMOS_microstrip**
  - $H=6 \text{ um}$
  - $E_r=2.7$
  - Cond=$1.0E+50$
  - $T=0.25 \text{ um}$

**MRSTUB**
- **Stub4**
  - Subst="thin_film_microstrip"
  - $W=10 \text{ um}$
  - $L=50 \text{ um} \{t\}$
  - Angle=90

**MLIN**
- **TL6**
  - Subst="CMOS_microstrip"
  - $W=25 \text{ um}$
  - $L=1 \text{ um}$

a) Hand calculations: Approximate a capacitor as a transmission line of length $L$ and Width $W$. First, constrain $W$ so that the line is less than a half-wavelength in the dielectric ($\lambda_d = \lambda_0 / \sqrt{e_r}$). What is the maximum length if the line input impedance is not to go to infinity at 300 GHz? What is the low-frequency capacitance of this line?

b) Simulations: Make ADS plots of $Z_{11}$ and $Y_{11}$ vs frequency.
c) Hand calculations: Approximate a capacitor as a sector of a circle of flare angle 90 degrees and radius \( L \). This is a microstrip radial stub. What is the maximum radius if the line input impedance is not to go to infinity at 300 GHz? What is the low-frequency capacitance of this stub? Compare to (a)

d) Simulations: make ADS plots of \( Z_{11} \) and \( Y_{11} \) vs frequency.
Problem 3

Here is a simple small-signal MOSFET model, except that C3 (Cgd) is unrealistically small. Making it exactly zero again causes some numerical problems.

1) Design series-stub, shunt-stub matching networks for the input and output. Using high-Z lines of 5 microns width and low-Z lines of 50 microns width, design matching networks on input and output at 100 GHz signal frequency.

2) Determine the line impedances and velocities using the methods of problem 1, and then compute the Pi-section models. Ignoring the capacitance of the high-Z lines and the inductance of the low-Z lines, draw the resulting lumped LC matching network.

3) Design lumped LC matching networks and compare to (2).
Problem 4

Using this MOSFET model:

a) Simulate S21, S11, S22 in dB magnitude vs. Frequency

b) Design and place a 100 GHz lumped LC matching networks at the input, and again Simulate S21, S11, S22 in dB magnitude vs. Frequency

c) Keeping the input matching network in place, design and place a 100 GHz lumped LC matching network at the output, and again Simulate S21, S11, S22 in dB magnitude vs. Frequency.

d) We now increase C3 (Cgd) to 0.5 fF. Re-adjust the matching networks to obtain matched S11 and S22 at 100 GHz. What do you observe?

e) Increase Cgd to 5 fF and reduce Rg to 5 Ohms. Try to re-adjust the matching networks to obtain matched S11 and S22 at 100 GHz. Now what do you observe?
Problem 5

Using the MSUB parameters of problems(1,2), design a quarter-wave line output matching network at 100 GHz. At the input, use a short-circuited high-impedance shunt line of 5 microns width to make the input impedance pure real, and then a quarter-wave series line to complete the input match.
The problems below use the ADS directory ADS_for_218a; this is on the class web site.

<table>
<thead>
<tr>
<th>Problem 6:</th>
<th>![Diagram of matching network]</th>
</tr>
</thead>
<tbody>
<tr>
<td>a) Design matching networks to match the input and output to 50 Ohms at 100 GHz. Give values of all 4 elements.</td>
<td>Also make ADS Smith chart plots of S11 and S22</td>
</tr>
<tr>
<td>b) Simulate using the provided gain_testbench, and make plots of dB magnitude of all 4 S-parameters vs frequency (DC-300 GHz) on a linear frequency scale.</td>
<td><strong>Ri=40 3.3 Ohms, gm=300,400 , mS, Rds=60 200 Ohms, Cgs=200 50 fF, Cgd=0 fF</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Problem 7:</th>
<th>![Diagram of matching network]</th>
</tr>
</thead>
<tbody>
<tr>
<td>The series lines are 75 Ohms impedance, and the shunt lines are 25 Ohms impedance.</td>
<td><strong>Ri= 3.3 Ohms, gm=300mS, Rds=60 Ohms, Cgs=200 fF, Cgd=0 fF</strong></td>
</tr>
<tr>
<td>a) Design matching networks to match the input and output to 50 Ohms at 100 GHz. Give values of all 4 elements.</td>
<td><strong>Ri=3.3 Ohms, gm=300mS, Rds=60 Ohms, Cgs=200 fF, Cgd=0 fF</strong></td>
</tr>
<tr>
<td>b) Simulate using the provided gain_testbench, and make plots of dB magnitude of all 4 S-parameters vs frequency (DC-300 GHz) on a linear frequency scale.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Problem 8: (218a only)</th>
<th>![Diagram of matching network]</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a) Using the same line lengths and impedances as problem 7, replace the series lines with Pi-sections and the shunt lines with T-sections. Draw the resulting equivalent circuit, drawing element values, and compare to problem 6. (b) Simulate using the provided gain_testbench, and make plots of dB magnitude of all 4 S-parameters vs frequency (DC-300 GHz) on a linear frequency scale.</td>
<td><strong>Ri= 3.3 Ohms, gm=300mS, Rds=60 Ohms, Cgs=200 fF, Cgd=0 fF</strong></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Problem 9: (218a only)</th>
<th>![Diagram of mask layout]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using the design kit resources, generate a mask layout in inverted microstrip for the design of Problem 8. Your layout should include a dummy space of 100 by 100 microns for the FET, the 2 matching networks, GSG pads at input and output, and appropriate lengths of 50 Ohm lines to connect the pads to the matching networks.</td>
<td><strong>50 Ohm space for FET 50 Ohm</strong></td>
</tr>
</tbody>
</table>
I should have been more careful in how I assigned problem 9---the problem as it stands is a legacy of past years, when I distributed a mask layout directory.

In stead, please do the following
a) generate a hand-drawn mask layout assuming
   --microstrip wiring.
   --normal (right side up) thin-film wiring
   in an IC technology.
   --4 microns dielectric between the
   ground plane and the signal line
   --a dielectric constant of 3.8
   Please use *linecalc* in ADS to
   compute the necessary line widths and
   lengths.