A 305–330+ GHz 2:1 Dynamic Frequency Divider Using InP HBTs

Munkyoo Seo, Member, IEEE, Miguel Urteaga, Adam Young, and Mark Rodwell, Fellow, IEEE

Abstract—This letter presents an inductor-loaded 2:1 regenerative frequency divider operating up to 331.2 GHz in an InP HBT process, which, to the best of authors’ knowledge, is the fastest frequency divider reported thus far. On-wafer measurement shows that the divider is operating from 304.8 GHz to 331.2 GHz, with output power from –27 dBm to –12.3 dBm (no probe loss correction), while dissipating 85.5 mW from –4.1 V and –3.3 V supplies. 

Index Terms— Dynamic frequency dividers, InP heterojunction bipolar transistors (HBT), regenerative frequency dividers.

I. INTRODUCTION

SUBMILLIMETER-WAVE and terahertz (THz) frequency bands covering 300 GHz to 3 THz have applications in security/medical imaging systems, radar, chemical/bio sensors, and high-rate data communications. High-speed frequency dividers are a critical building block for phase-locked loops and frequency synthesis, and present a significant challenge to the implementation of such THz radio systems.

To overcome the bandwidth limitation of static frequency dividers, the use of dynamic frequency dividers has been proposed [1]–[12]. Regenerative dividers up to 168 GHz have been demonstrated in SiGe and HEMT technologies. Clocked-inverter type dividers up to 150 GHz have been reported in an InP HBT technology [12], and injection-locked frequency dividers up to 137 GHz in CMOS technology [11].

In this letter, the design and characterization of a regenerative divide-by-two circuit operating beyond 300 GHz is reported in an InP HBT technology.

II. InP HBT TECHNOLOGY

In this letter, a 0.25 μm emitter width InP HBT technology was used. Circuits were fabricated on 4-inch InP substrates with device layers grown by molecular beam epitaxy. The epitaxy utilized a 30 nm carbon-doped base layer and a 150 nm N-InP collector region. The emitter contact is patterned using electron-beam lithography and formed using an Au-based plating process. The HBT IC process includes thin-film resistors (50 Ω/sq), MIM capacitors, and 3-levels of interconnect (M1–M3), with a 10 μm thick BCB layer between M2 and M3. S-parameter measurements of a 4 × 0.25 μm² HBT demonstrated an extrapolated current gain cutoff frequency (fT) of 375 GHz and an extrapolated maximum frequency of oscillation (fMAX) of >650 GHz, at IC = 9 mA and VCE = 1.8 V.

III. DESIGN OF THE DYNAMIC FREQUENCY DIVIDER

The dynamic frequency divider in this letter is based on a regenerative feedback loop formed by an active mixer [2]. Fig. 1 shows its simplified schematic, where Q1→Q6 form a double-balanced active mixer. The mixer output is fed back to its upper-level input (Q3→Q6) via emitter followers (Q7→Q8). The divider input at RF in at frequency fIN is applied to the lower-level mixer input (Q1→Q2). The feedback loop can sustain a stable oscillation at fM/2, under proper amplitude and phase conditions [3]. Even harmonics (fIN, 2fIN, …) are suppressed by the double-balanced mixer, and odd harmonics (3fIN/2, 5fIN/2, …) filtered out by the low-pass characteristics of the loop. At 330 GHz, a quarter wave-length is only 144 μm for εreff = 2.5 (e.g., a 20-μm-long transmission line introduces 12.5° of phase delay). Simple circuit topology is thus preferred to minimize wiring delays.

In previously reported regenerative dividers, either resistors [4]–[7], [9] or trans-impedance stages [2], [8], [10] have been used as a mixer load. In this letter, short transmission lines (L1 = L2) are used as an inductive load. This not only yields compact layout, but also increases the maximum divider operating frequency by more than 20%, according to simulation. Inductive loads, however, may limit the divider bandwidth due to reduced loop gain at lower frequencies. L5 and L6 provide impedance matching between the lower and upper differential pairs, thus improving the divider input sensitivity. Transmission lines L1 = L4 were adjusted for optimum divider bandwidth. The divider input and output are single-ended for testing convenience. The unused input port is ac-grounded by a MIM capacitor (C3), which provides 3 dB lower input power sensitivity compared to a 50-ohm termination. All passive elements and wirings are modeled by either 2.5-D electromagnetic simulations or equivalent circuit models. Bias currents of the mixer core (Ist) and emitter followers (Ist EF) can be separately adjusted by tuning VEE and VEF.

Inverted-microstrip lines (IMSL) are used for the divider design. A large continuous ground plane in M3 is thus guaranteed, with M1 and M2 available for low-inductance local wiring. With a normal microstrip line structure, ground holes in M1 or M2 are inevitable, which will reduce the divider bandwidth due
to extra ground inductances. For compact layout, narrow lines \((W \leq 5 \mu m)\) are exclusively used except for the output 50-ohm lines \((W = 16 \mu m)\). An IMSL-to-pad transition is designed for low insertion loss \((S_{21} \approx -1 \text{ dB})\) across the full divider bandwidth.

Simulation shows that the divider is operating from 270 GHz to 340 GHz at an input power of \(P_{\text{in}} = 0 \text{ dBm}\) (single-ended). Initial HBT models used in the design cycle were based on projected transistor performance determined from the transistor geometry and epitaxy design. After fabrication, the HBT models were revised to match measured transistor data, and these models were used to re-simulate the divider (Section IV).

The divider chip photo is shown in Fig. 2. The divider is biased at \(V_{\text{EE}} = -4.1 \text{ V}\) \((I_{\text{EE}} = 9.1 \text{ mA})\) and \(V_{\text{EF}} = -3.3 \text{ V}\) \((I_{\text{EF}} = 1.46 \text{ mA})\), consuming 85.5 mW of dc power \((P_{\text{dc}})\). The divider input frequency \((f_{\text{in}})\) was swept from 302 GHz to 340 GHz, and the resulting divider output power \((P_{\text{out}})\) is plotted in Fig. 4. Output power from the diode multiplier module was separately characterized, and superimposed on the same plot as divider input power \((P_{\text{in}})\). The measured divider bandwidth is from \(f_{\text{in}} = 30.48 \text{ GHz}\) to 331.2 GHz, with

### Table 1

**Comparison of Millimeter-Wave Dynamic Frequency Dividers**

<table>
<thead>
<tr>
<th>Ref. (year)</th>
<th>Type</th>
<th>Technology</th>
<th>Div. Ratio</th>
<th>Max. operating freq. [GHz]</th>
<th>Min. operating freq. [GHz]</th>
<th>Power Supply [V]</th>
<th>DC power (^1) [mW]</th>
<th>Die area (^2) [mm(^2)]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[4] (2003)</td>
<td>Regenerative</td>
<td>SiGe ((f_T = 207G))</td>
<td>2</td>
<td>100</td>
<td>14</td>
<td>-3.8</td>
<td>285</td>
<td>-</td>
</tr>
<tr>
<td>[5] (2006)</td>
<td>Regenerative</td>
<td>SiGe:C ((f_T = 200G))</td>
<td>2</td>
<td>103</td>
<td>24</td>
<td>+5.2</td>
<td>195</td>
<td>10.5 (^{0.5})</td>
</tr>
<tr>
<td>[6] (2003)</td>
<td>Regenerative</td>
<td>mHEMT ((f_T = 220G))</td>
<td>2</td>
<td>108</td>
<td>86</td>
<td>-</td>
<td>360</td>
<td>1.6 (^{0.5})</td>
</tr>
<tr>
<td>[7] (2003)</td>
<td>Regenerative</td>
<td>SiGe ((f_T = 200G))</td>
<td>2</td>
<td>110(^+)</td>
<td>35</td>
<td>-5</td>
<td>310</td>
<td>0.55 (^{0.45})</td>
</tr>
<tr>
<td>[8] (2009)</td>
<td>Regenerative</td>
<td>SiGe ((f_T = 210G))</td>
<td>2</td>
<td>136(^+)</td>
<td>74</td>
<td>-3.3</td>
<td>118.8</td>
<td>1.78 (^{0.63})</td>
</tr>
<tr>
<td>[11] (2009)</td>
<td>Injection locking</td>
<td>65 nm CMOS</td>
<td>2</td>
<td>137</td>
<td>128.24</td>
<td>+1.1</td>
<td>5.5 (^{1})</td>
<td>0.6 (^{0.5})</td>
</tr>
<tr>
<td>[12] (2003)</td>
<td>Clocked inverter</td>
<td>InP HBT ((f_T = 245G))</td>
<td>2</td>
<td>150(^+)</td>
<td>120</td>
<td>-5.5</td>
<td>357</td>
<td>1.5 (^{1.5})</td>
</tr>
<tr>
<td>[9] (2006)</td>
<td>Regenerative</td>
<td>SiGe ((f_T = 225G))</td>
<td>4</td>
<td>160</td>
<td>80</td>
<td>-5.5</td>
<td>650</td>
<td>0.55 (^{0.45})</td>
</tr>
<tr>
<td>[10] (2009)</td>
<td>Regenerative</td>
<td>SiGe:C ((f_T = 215G))</td>
<td>2</td>
<td>168</td>
<td>51</td>
<td>+4</td>
<td>105 (^{1})</td>
<td>0.58 (^{0.48})</td>
</tr>
<tr>
<td>This work</td>
<td>Regenerative</td>
<td>InP HBT ((f_T = 375G))</td>
<td>2</td>
<td>331.2(^+)</td>
<td>304.8(^+)</td>
<td>-4.1 (^{-3.3})</td>
<td>85.5</td>
<td>0.64 (^{0.62})</td>
</tr>
</tbody>
</table>

\(^1\) Including power consumption of the output buffer. \(^2\) Excluding the bias circuit and buffers. \(^3\) Excluding the interstage buffer.

\(^2\) Including pads.

\(^3\) Measurement limited by available test setup.

---

**Fig. 1.** Simplified schematic of the dynamic frequency divider. All HBTs are \(3 \times 0.25 \mu m^2\), except for \(Q_7\) and \(Q_8\) whose emitter area is \(6 \times 0.25 \mu m^2\). Transmission line parameters \((L/W)\) are \(L_1 = L_2 = 45 \mu m/5 \mu m\), \(L_3 = L_4 = 25 \mu m/2.5 \mu m\), and \(L_5 = L_6 = 80 \mu m/2.5 \mu m\). \(R_1 = 40 \Omega\), \(R_2 = 100 \Omega\), \(R_3 = R_4 = 250 \Omega\), \(R_5 = 400 \Omega\), and \(R_6 = R_7 = 300 \Omega\). All bypass capacitors \((C_1 - C_4)\) are radial stubs in a MIM stack with the first series resonance around 320 GHz.

**Fig. 2.** Chip photograph of the dynamic frequency divider (640 \(\times\) 620 \(\mu m^2\)). The entire circuit area is covered by a continuous M3 ground plane.

**Fig. 3.** On-wafer divider test setup. GGB waveguide probes were used.

---

**IV. Measurement Results**

The frequency divider was characterized using the on-wafer test setup shown in Fig. 3. The divider input is driven by a WR-3 diode multiplier module from Virginia Diodes, Inc. The output of the divider is measured by a spectrum analyzer with a WR-5 harmonic mixer from OML, Inc.

The divider is biased at \(V_{\text{FE}} = -4.1 \text{ V}\) \((I_{\text{FE}} = 9.1 \text{ mA})\) and \(V_{\text{EF}} = -3.3 \text{ V}\) \((I_{\text{EF}} = 1.46 \text{ mA})\), consuming 85.5 mW of dc power \((P_{\text{dc}})\). The divider input frequency \((f_{\text{in}})\) was swept from 302 GHz to 340 GHz, and the resulting divider output power \((P_{\text{out}})\) is plotted in Fig. 4. Output power from the diode multiplier module was separately characterized, and superimposed on the same plot as divider input power \((P_{\text{in}})\). The measured divider bandwidth is from \(f_{\text{in}} = 30.48 \text{ GHz}\) to 331.2 GHz, with
Fig. 4. Measured divider input and output power (no probe loss correction) from two samples at $V_{EE} = -4.1 \text{ V}$ ($I_{EE} = 9.1 \text{ mA}$) and $V_{EE} = -3.3 \text{ V}$ ($I_{EE} = 14.6 \text{ mA}$). Input and output probe losses are expected to be 3 dB and 2.1 dB, respectively. The input power level is insufficient to drive the divider below 303 GHz and around 310 GHz. Note $P_{in}$ represents the nominal output power from the diode multiplier module, not the divider sensitivity.

Fig. 5. Measured spectrum of the divider output with $f_{in} = 328.8 \text{ GHz}$. $P_{out}$ from $-27 \text{ dBm}$ to $-12.3 \text{ dBm}$. The divider is not functional below 303 GHz and at the vicinity of 310 GHz, due to insufficient input power ($P_{in} < -10 \text{ dBm}$). Simulated divider output power is also shown in Fig. 4, where the measured $P_{in}$ curve was used. Note reference planes are at waveguide interfaces, so probe losses are not de-embedded. Input (WR-3) and output (WR-5) probe losses are expected to be 3 dB (from manufacturer’s data) and 2.1 dB (from thru-line measurement), respectively. Fig. 5 shows a typical spectrum of the divider output with $f_{in} = 328.8 \text{ GHz}$. The signal peak passes the built-in “Signal Identification” check of the spectrum analyzer, across the entire divider bandwidth, confirming that the observed peak is at $f_{in}/2$, not at $f_{in}/2+2 \times m f_{LO}$ ($f_{LO}$: local oscillator frequency of the harmonic mixer). The divider $P_{out}$ was measured as a function of bias $I_{EE}$ and $I_{EF}$ (Fig. 6). The divider reaches its full output power for $I_{EE} \geq 8 \text{ mA}$ and $I_{EF} \geq 12 \text{ mA}$, and remains operating under a wide range of bias currents. No self-oscillation or spurious tones were observed during measurement. Table I compares recently reported dynamic frequency dividers operating at or above 100 GHz.

V. CONCLUSION

We have presented an InP-HBT dynamic frequency divider operating from 304.8 GHz to 331.2 GHz at $P_{dc} = 85.3 \text{ mW}$, designed toward a fully-integrated THz radio and mixed-signal systems. Lack of available RF sources prevents divider testing below $f_{in} = 303 \text{ GHz}$. To the best of authors’ knowledge, the presented divider is almost twice as fast as the previous state-of-the-arts, at similar or reduced dc power consumption.

ACKNOWLEDGMENT

The authors thank R. Pierson for device development and P. Rowell for layout integration. The views, opinions and/or findings contained in this article are those of the authors and should not be interpreted as representing the official views or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the Department of Defense.

REFERENCES