Phase-Locked Coherent Optical Interconnects for Data Links

M.J.W. Rodwell, H.C. Park, M. Piels, M. Lu, D. Elias, A. Sivananthan, E. Bloch, Z. Griffith, L. Johansson, J. E. Bowers, L.A. Coldren University of California, Santa Barbara

Z. Griffith, M. Urteaga *Teledyne Scientific*

Wavelength synthesis: precise optical spectral control



1977 40-channel Citizen's band radio. ...had to purchase 40 quartz crystals

By 1980, frequency synthesis reduced this to one



Frequency synthesis enabled modern RF systems : Precision phase/frequency control → efficient & controlled use of the spectrum

Today's optical systems look like a 1977 CB radio









Phase-locked coherent optical systems:

- control optical channel spacings over 100's of GHz, with sub-Hz precision
- → sensitive, compact, <u>spectrally efficient</u>, optical communications

Optical Phase-Locked-Loops: Applications

Wideband laser locking & noise suppression. improved spectral purity without external cavities.



BPSK/QPSK Coherent Receivers Short- to mid-range links, no DSP, inexpensive wide-linewidth lasers

Tunable Wavelength-Selection in Receivers WDM: electronic channel selection.







Optical Phase-Locked-Loops: Applications

Wavelength synthesis, & sweeping → digital control of wavelength spacings.

Synthesis, Sweeping of Wavelength Combs WDM: precise channel spacing, no guard bands.

Single-Chip Multi-Wavelength Coherent Receivers WDM



Optical PLLs: Basics



Phase-lock tunable laser to optical reference Lock to one line + improve linewidth / SNR

Inexpensive laser with no external cavity ?

- \rightarrow large laser linewidth
- \rightarrow 1GHz loop bandwidth for noise suppression
- \rightarrow tight optical/electrical integration

Optical PLLs: Frequency-Difference-Detector



~ 1 GHz loop bandwidth
~20 GHz initial frequency error
→ loop will not acquire lock

→Add frequency-difference detector

Requires I/Q (0°,90°) optical mixing

Full information of optical field is maintained \rightarrow use later for other purposes

Optical PLLs: Demonstrated



Reference **BPSK IN** PIC Homodyne OPLL OUT EIC Hybrid Loop **Filter Parts BPSK** DATA OUT Relative loop response (dB) ~1 GHz loop bandwidth Measured loop response 10 log (|F(s)|) -25 100k 100M 1G 1M 10M 10G Frequency (Hz)

H. Park, M. Lu, et al, ECOC'12, Th3A.2 (2012)

Optical PLLs: Frequency Acquisition





H. Park, M. Lu, et al, ECOC'12, Th3A.2 (2012)

High carrier frequency (200 THz) but limited OPLL bandwidth (1.1 GHz) Slow frequency capture outside OPLL bandwidth Need Optical Frequency Phase Lock Loop

Phase-Frequency Locking Demonstrated→ 50 GHz pull-in range 600ns frequency pull-in time <10 ns optical phase lock time

OPLL Components



Optical PLLs: Phase-Locked **BPSK** Receiver





Optical PLLs: Phase-Locked **Q**PSK Receiver



Designs attempted, ICs did not work properly

simply a design failure, should work just fine...

Phase-Locked **B/Q**PSK Receivers: Good and Bad





Present coherent receivers: DSP coherent detection

DSP compensates dispersion DSP compensates LO phase & frequency errors. sophisticated, high DC power, expensive

Phase-locked receivers in short-range links No DSP required ! → reduced cost, reduced DC power

Phase-locked receivers in long-range links



fiber dispersion will close eye \rightarrow optical PLL will not lock

Offset Locking \rightarrow Wavelength Synthesis



Simple OPLL cannot distinguish +/- frequency offsets

(0°/90°) optical mixing: no lost optical information IC digital single-sideband mixing

300+ GHz offsets possible fast UTC photodiodes, fast electronics



ICs Today: 670 GHz is done, 200 GHz is easy

614 GHz fundamental VCO M. Seo, TSC / UCSB



620 GHz, 20 dB gain amplifier

M Seo, TSC IMS 2013



Not shown: 670 GHz HBT amplifier J. Hacker, TSC, IMS 2013

204 GHz static frequency divider (ECL master-slave latch)

Z. Griffith, TSC **CSIC 2010**

Integrated 300/350GHz **Receivers:** LNA/Mixer/VCO M. Seo TSC



220 GHz 180 mW power amplifier T. Reed, UCSB **CSICS 2013**



81 GHz 470 mW power amplifier H-C Park UCSB IMS 2014





300 GHz

M. Seo, TSC

IMS 2011

600 GHz

PLL + Mixer

M. Seo TSC

Integrated

Transmitter

PLL









Electrical Recovery of **WDM** for compact Tb/s Links



Assume: 25GHz channel spacing, DC-200 GHz ICs , DC-200 GHz photodiodes → 800 Gb/s receiver= 50 Gb/s QPSK x 16 WDM channelsone LO laser, one I/Q optical detector, one electrical receiver IC

OPLL can lock to optical pilot \rightarrow works even with highly dispersive channels

Optical-Domain WDM Receiver



Complex photonic IC.

One electrical receiver IC for each wavelength \rightarrow many in total.

Electrical WDM: 2-Channel Demonstration



Real-time oscilloscope

OMA* as PICs Free space optics --- 90° optical hybrid & Balanced PDs



2-channel electrical IC



OMA* blocks



*OMA – optical modulation analyzer Agilent N4391A

2-channel Tests: Opposite-sideband Suppression



3-channel Test: Adjacent Channel Rejection



*spectra measured using optical spectrum analyzer

Tested with various channel spacings

3-channel Test: Adjacent Channel Rejection

Eye Quality with Different Transmitter/receiver filter bandwidths



2.5 Gb/s BPSK per channel, 5 GHz channel spacing \rightarrow minimal interchannel interference

6-channel WDM Receiver Design

Teledyne 500nm InP HBT (350GHz f_{τ} , f_{max}) 6 channels: +/- 12.5, 37.5, 62.5 GHz



Simulations look fine...



But problems:

(1) very high DC power consumption (>10W)
(2) low IC yield...all ICs have at least one broken receive channel
Next steps ?

Electrical-Domain WDM Receiver: Reducing Power

Replace mixer array with analog FFT



Use charge-domain CMOS logic

Razavi, IEEE Custom IC Conference, Sept. 2013.

"Employing charge steering in 65-nm CMOS technology, a 25-Gb/s CDR/deserializer consumes 5 mW"

 \rightarrow 0.2 pJ/bit



Optical Phase-Locked-Loops: Applications



Phase-locked coherent receivers

Zero-guardband WDM generation







Analog polarization compensation ?

Electronic polarization DMUX ?

(end)

Backups

Electrical-Domain WDM Receiver



Small and simple photonic IC.

One electrical receiver IC covers all wavelengths. IC might be complex; can we design it for low power & low complexity ?

2-Stage Down-Conversion: Optical, Electrical



Phase-locked LO down-converts all WDM channels to RF @ 25 GHz spacing

Electrical receiver down-converts each channel separately to baseband

Note: OPLL can lock to narrow-spaced optical pilot tone → phase-locked receiver even with highly dispersive channels

Low-Voltage Electrical Signalling

Fast, Low-Power Interconnects for Digital Systems

Optical PLLs ? → mid-range coherent links for data centers ?



Short-range on-chip interconnects and the $(CV^2, I_{off}V_{DD})$ power crisis.





long-range on-chip optical interconnects

Power Dissipation in Short-Range VLSI Interconnects

The CV²/2 dissipation limit



Subthreshold logic



Tunnel FETs

	gate		
source	dielectric		drain
P+ source	channel	N+	drain
	barrier		



С_{wire}

 V_{dd}

Bandgap of P+ source truncates thermal distribution.

Potential for low I_{off} at low V_{dd} . Obtaining high I_{on}/V_{dd} is the challenge. (band edges shift, m* increases in quantization.)

Optical for **Short-Range** VLSI Interconnects ?



roughness scattering



20 nm contact pitch ?



static dissipation



bend radius

Tall finFETs for Low-Power, Low-Voltage Logic



Supply reduced from 500mV to 270 mV while maintaining high speed.

3.5:1 power savings ? Circa 2.5:1 when FET capacitances considered.

Multiple Supplies for Low-Power Logic



Fast, Low-Power Interconnects for Digital Systems

Optical PLLs \rightarrow mid-range coherent links for data centers ?



Short-range on-chip interconnects and the $(CV^2, I_{off}V_{DD})$ power crisis.





long-range on-chip optical interconnects

Technology Details

PICO

Details: Electrical λ -Synthesis IC



Features

Phase detector Frequency difference detector forces loop to lock Single-sideband mixer introduces frequency shift controlled sign of shift ! Implementation

Teledyne 350 GHz, 500 nm InP HBT Robust all-digital implementation





Phase detector test: works over +/- 30 GHz



Frequency detector test: works over +/- 40 GHz





PICO



Teledyne Scientific & Imaging <u>512 nm</u> InP HBT process.

300GHz f_t , f_{max} devices. 4 Metal layers, MIM capacitors, thin-film resistors Up to 5000 transistor integration. Teledyne 128 nm process (not yet Pilot-Scale) : 700 GHz f_{π} , 1.2 THz f_{max}



350 300 250 f_t (GHz) 200 150 = 0.8100 = 1.5 \ 50 Vce = 3.0 V 0 0 10 15 Ic (mA)



Thank you ! 100% first-pass design success



OPLL with PFD and SSBM Photonic IC

PICO



38





Details: Electrical λ -Synthesis IC



Features

Phase detector Frequency difference detector forces loop to lock Single-sideband mixer introduces frequency shift controlled sign of shift ! Implementation Teledyne 350 GHz, 500 nm InP HBT Robust all-digital implementation





Phase detector test: works over +/- 30 GHz



Frequency detector test: works over +/- 40 GHz







Feedforward Loop Filter High Gain yet High Speed





Loop needs high gain at $DC \rightarrow op$ -amp needed.

Commercial op-amps too slow to support needed ~500 MHz loop bandwidth Solution: feedforward loop filter

low frequencies: op-amp for high gain high frequencies: passive filter for low excess phase shift









