Record-Performance In(Ga)As Mosfets Targeting ITRS High-Performance and Low-Power Logic

M. J. Rodwell\textsuperscript{a}, C. Y. Huang\textsuperscript{a}, S. Lee\textsuperscript{a,b}, V. Chobpattana\textsuperscript{c}, B. Thibeault\textsuperscript{a}, W. Mitchell\textsuperscript{a}, S. Stemmer\textsuperscript{c}, and A. Gossard\textsuperscript{c}

\textsuperscript{a}Department of Electrical Engineering, University of California, Santa Barbara
\textsuperscript{b}Now with IBM T. J. Watson Research Center, Yorktown Heights, NY, USA
\textsuperscript{c}Department of Materials, University of California, Santa Barbara, USA

We review development of In(Ga)As-channel MOSFETs. InAs and InGaAs channels, combined with thin gate dielectrics, provide high transconductance, but off-state leakage can be high due to band-band tunneling currents. This leakage is reduced through thin 2.5-3nm channels, and through InGaAs or InP vertical field spacers in the raised source and drain. Devices with 2.7nm InAs channels and lightly-doped InGaAs source/drain spacers, at 25nm $L_g$, provide a record 0.5mA/µm $I_{on}$ at 100nA/µm $I_{off}$ and 500mV $V_{DD}$. 1 µm $L_g$ FETs show 61mV/decade subthreshold swing at $V_{DD}=0.1$ V. Targeting the LP specification, we have developed InGaAs-channel MOSFETs with lightly-doped InP wide-bandgap source/drain spacer layers. At 30nm gate length, these show a minimum 60 pA/µm $I_{off}$, approximately 100:1 smaller than a similar device using InGaAs source/drain spacers. A FET using InP spacers, with 45 nm gate length, shows 0.15 mA/µm $I_{on}$ at 1nA/µm $I_{off}$ and 500mV $V_{DD}$.

InAs and InGaAs have been extensively studied for potential application in VLSI [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]. These materials have low electron effective mass, which provides a large carrier injection velocity. Together with the high carrier mobility, these devices provide the potential for increased on-current $I_{on}$ relative to MOSFETs using Si channels. It should be noted as caveat that the advantage of III-V channels diminishes in the case of extremely thin gate dielectrics [16]. Yet, impact ionization, band-band tunneling, and source/drain (S/D) tunneling leakage currents can be high because of low bandgaps and low electron effective mass; until recently [14] $I_{on}$ (at specified low $I_{off}$ and $V_{DD}$), had not approached or surpassed Si.

If III-V MOSFETs are to supplant silicon MOSFETs in VLSI, their leakage currents will have to be greatly reduced, to levels varying from 100nA/µm for high-performance (HP) logic to 30pA/µm for low-power (LP) logic. Such low leakage currents must be obtained at device dimensions consistent with the next few scaling generations of VLSI; implying gate lengths approach 7-15nm and source/drain contact pitches approaching 20-
40nm. Given such tight dimensions, reduction of this leakage through use of large lateral
gate-drain spacers has little relevance to VLSI.

Here we describe device designs for low-leakage III-V MOSFETs. In addition to
benefiting FET electrostatics, extreme thinning of the epitaxial In(Ga)As channel to 2-
3nm increases the channel quantized bandgap, thereby also decreasing off-state leakage
arising from BTBT. Inserting undoped vertical spacers within the raised regrown
source/drain (S/D) reduces the otherwise extreme electric field in the gate-drain region,
reducing band-to-band tunneling (BTBT) leakage currents. InP, with its wider bandgap, is
less prone to BTBT, but, with its higher electron effective mass, its extensive use within
the FET channel will decrease the transconductance and on-current; by judicious insertion
of InP only in the regions of highest field, leakage can be greatly reduced while
minimizing the sacrifice in on-current.

Figure 1 shows a schematic cross-section of a recent device, and Figure 2 a TEM
cross-section of the channel. The FET has a 2.5-2.7nm thick InAs channel, a 1.0nm Al_{2}O_{3}
/ 2.5nm ZrO_{2} gate dielectric [9] and 12nm undoped InGaAs vertical spacers in the raised
regrown S/D. Transconductance (Figure 3) is high because of low InAs effective mass
and thin channel and dielectric; off-state leakage is moderately low (Figure 4) because of
the vertical spacers and the strong quantization in the thin channel. Long-channel FETs
show 61 mV/dec. subthreshold swing S.S. (Figure 6). For the 25nm L_g devices, on-current
at 500mV V_{DD} and 100nA/μm I_{off} (Figure 7) is a record 0.5mA/μm, comparable to, or
surpassing, leading Si fin- and nanowire FETs.

Because of residual BTBT at negative $V_{gs}$, off-current (Figure 4) in the FETs of Figure
1 meets the HP but not GP/LP/ULP ITRS requirements, with an off-state leakage floor of
~80nA/μm set by band-band tunneling. Replacing the narrow-bandgap InAs channel with
InGaAs, and inserting (Figure 8) [15] raised-plus-recessed wide-bandgap InP S/D
spacers, having a graded doping profile, the minimum off-current is reduced (Figure 9) to
300 pA/μm at $V_{DS}$=0.5V, this being limited by gate leakage. Increasing the ZrO_{2} gate
dielectric thickness from 3.0 to 3.8nm then reduces the minimum $I_{off}$ to 60 pA/μm.

In these low-leakage devices, there is a moderate sacrifice in on-current, in part due to
access resistance in the InP source spacer, and in part due to the due to the InGaAs
channel. Present efforts seek to minimize the resistance associated with the source spacer,
and to understand why the lower-leakage InGaAs channels provide smaller
transconductance that InAs despite having similar transport effective mass.
Figure 1: Schematic cross-section of III-V MOSFET with 2.5 nm InAs channel.

Figure 2: TEM cross-section of InAs MOSFET with 2.7 nm InAs channel.

Figure 3: 2.7 nm InAs channel FET: $I_D$ and $g_m$, versus $V_{GS}$, at 25 nm $L_g$.

Figure 4: 2.7 nm InAs channel FET: subthreshold characteristics at 25 nm $L_g$.

Figure 5: 2.7 nm InAs channel FET: common-source DC characteristics at 25 nm $L_g$.

Figure 6: 2.7 nm InAs channel FET: log($I_D$) and log($I_G$) versus $V_{GS}$, at 1 μm $L_g$, at $V_{DS} = 0.1$ V and 0.5 V.
Figure 7: $I_{on}$ at 0.5V $V_{DS}$ and 100nA/µm $I_{off}$, versus $L_S$, compared to the literature.

Figure 8: InGaAs MOSFET with recessed InP S/D field spacers, 13nm thick, in the raised source and drain.

Figure 9: Subthreshold characteristics of the FET of Fig. 8 with (a) a 3.0nm thick ZrO$_2$ gate dielectric and (b) a 3.8nm thick ZrO$_2$ gate dielectric. The gate length of both devices is 30nm.

References


[14] S. Lee, V. Chobpattana, C.-Y. Huang, B.J. Thibeault, W. Mitchell, S. Stemmer, A.C. Gossard, M.J.W. Rodwell, "Record $I_{on}$ (0.50 mA/\mu m at $V_{DD}=0.5$ V and $I_{off}=100$ nA/\mu m) 25 nm-gate-length ZrO$_2$/InAs/InAlAs MOSFETs”, 2014 Symposium on VLSI Technology, June, Honolulu.

[15] C. Huang, S. Lee, V. Chobpattana, S. Stemmer, A. Gossard, B. Thibeault, W. Mitchell and M. Rodwell, "Low Power III-V InGaAs MOSFETs Featuring InP Recessed Source/Drain Spacers with $I_{on}=120 \mu A/\mu m$ at $I_{off}=1$ nA/\mu m and $VDS=0.5V$", 2014 IEDM, December, San Francisco.