## Ultrathin InAs-Channel MOSFETs on Si Substrates

<u>Cheng-Ying Huang</u><sup>1</sup>, Xinyu Bao<sup>2</sup>, Zhiyuan Ye<sup>2</sup>, Sanghoon Lee<sup>1</sup>, Hanwei Chiang<sup>1</sup>, Haoran Li<sup>1</sup>, Varistha Chobpattana<sup>3</sup>, Brian Thibeault<sup>1</sup>, William Mitchell<sup>1</sup>, Susanne Stemmer<sup>3</sup>, Arthur Gossard<sup>1,3</sup>, Errol Sanchez<sup>2</sup>, and Mark Rodwell<sup>1</sup>

<sup>1</sup>ECE, University of California, Santa Barbara <sup>2</sup>Applied Materials, Santa Clara <sup>3</sup>Materials Department, University of California, Santa Barbara



VLSI-TSA 2015 HsinChu, Taiwan



## Why InGaAs/InAs FETs?

- III-V channel: low electron effective mass, high velocity, high mobility → higher current at lower V<sub>DD</sub>
- Problems:
- Devices: low bandgap → high BTBT leakage

high permittivity  $\rightarrow$  worse electrostatics, large SS and DIBL

3.2 2.8

- Materials: Integration of III-V on Si, High-K dielectrics on III-V
- Goal: Fabricate ultrathin channel III-V FETs on Si

300K	Si	Ge	GaAs	InAs	In <sub>0.53</sub> Ga <sub>0.47</sub> As	$10^{1}$ $V_{\rm DS} = 0.1$ to 0.7 V $10^{0}$ $0.2$ V increment
m <sub>e</sub> *	0.19	0.08	0.063	0.023	0.041	
µ <sub>e</sub> (cm²/V⋅s)	1450	3900	9200	33000	12000	
µ <sub>h</sub> (cm²/V⋅s)	370	1800	400	450	<300	
Eg(eV)	1.12	0.664	1.424	0.354	0.75	10 <sup>-6</sup>
ε <sub>r</sub>	11.7	16.2	12.9	15.2	13.9	$10^{-7}$ -0.4 -0.2 0.0 0.2 0.4 0.0
a(Å)	5.43	5.66	5.65	6.06	(InP)	C. Huang et al., DRC 2014

#### **Record III-V FETs on InP substrates**



3

### MOSFET: 2.5nm $ZrO_2$ / 1nm $Al_2O_3$ / 2.5nm InAs



61 mV/dec Subthreshold swing at V<sub>DS</sub>=0.1 V Negligible hysteresis

#### **Applied Materials III-V buffer on Si**

nm

10

5

0

-5

-10







# **RHEED in MBE**



## **UCSB III-V FET epitaxy**



#### **UCSB Gate Last Process Flow**



## **TEM images of III-V FET on Si**



## Short gate length: L<sub>g</sub>-20 nm



- High  $G_m \sim 2.0 \text{ mS/}\mu\text{m}$  at  $V_D = 0.5 \text{ V}$ .
- SS~140 mV/dec. at  $V_D$ =0.5 V and 101 mV/dec. at  $V_D$ =0.1 V
- High  $I_{on}$  >1.4 mA/um at V<sub>GS</sub>=1V.

## Long gate length: $L_g$ -1 µm



- SS~74 mV/dec. for  $L_g$ -1  $\mu$ m devices.
- Off-state leakage dominated by band-to-band tunneling.
- Negligible buffer leakage.

#### **On-state characteristics**



- Long L<sub>g</sub> devices show similar G<sub>m</sub> to record FETs → comparable mobility to 2.5 nm InAs on InP.
- ~25% degradation on S/D sheet resistance and contact resistance.
- Thicker channel and degraded R<sub>s/D</sub> decrease G<sub>m</sub> at short L<sub>g</sub>.

## **Subthreshold Characteristics**

![](_page_11_Figure_1.jpeg)

- SS and DIBL are degraded due to thicker channel.
- Higher SS at long L<sub>g</sub>: higher interface trap density.

## Within-wafer uniformity:L<sub>g</sub>-45nm devices

G <sub>m</sub> map (mS/μm) @ V <sub>DS</sub> =0.5V 20 mm									
<	: 1	2	3	4	> >	mS/µm			
Α	1.90	1.73	1.74	1.90	1.93				
В	1.85	1.88	1.81	1.76	1.88	12 mm			
C	1.80	1.55	1.86	1.86	1.91				

		<b>SS~123</b>				
•	1	2	3	4	<u> </u>	mV/dec
Α	115.7	128.3	106.9	130.6	140.2	$\uparrow$
В	107.4	117.5	107.5	141.6	120.9	12 mm
С	132.1	116.4	135.2	124.4	127.4	$\downarrow$

## **Benchmark of III-V FETs on Si**

![](_page_13_Figure_1.jpeg)

Further improved material quality reduces  $R_{on}$  and increases  $I_{on}$ . Further improved surface roughness allows further thinning the channel, and improves  $C_{g}$ , SS and  $I_{on}$ .

## Summary

- Demonstrated high performance, and high yield III-V UTB-FETs on Si substrates using the combination of MOCVD and MBE growth, featuring 3.5~4 nm ultrathin channel and  $L_g$ ~20 nm.
- Achieved high  $G_m \sim 2.0 \text{ mS/}\mu\text{m}$  at  $V_D = 0.5 \text{V}$  and high  $I_{on} \sim 1.4 \text{ mA/m}$  at  $V_{GS} = 1 \text{V}$  and  $L_g \sim 20 \text{ nm}$ .
- Improving channel surface roughness will allow further channel thickness scaling, and improve SS and I<sub>on</sub>.
- Improving material quality will reduce R<sub>on</sub> and increase G<sub>m</sub> and I<sub>on</sub>.

# Thank you! Question?

(backup slides follow)

#### Within-wafer uniformity: V<sub>th</sub> of Lg-45 nm devices

V <sub>t, lin</sub> (V) @ 1 μΑ/μm, V <sub>DS</sub> =0.1V								
20 mm								
	<u> </u>	2	3	4	5	_		
Α	0.070	0.045	0.074	0.043	0.020			
В	0.085	0.054	0.063	0.044	0.054	12 mm		
С	0.041	0.102	0.047	0.056	0.055			

	V <sub>t,sat</sub> (V) @ 1 μA/μm, V <sub>DS</sub> =0.5V									
	20 mm									
	<u> </u>	2	3	4	5					
Α	-0.003	-0.041	0.022	-0.020	-0.049					
В	0.036	-0.006	0.008	-0.042	-0.006	12 mm				
С	-0.032	0.042	-0.026	0.003	-0.020					

#### Hero device: VLSI 2014 late news (Sanghoon Lee)

![](_page_17_Figure_1.jpeg)

#### Reducing leakage (3): Ultra-thin channel

![](_page_18_Figure_2.jpeg)

MOSFET: 2.5nm  $ZrO_2$ / 1nm  $Al_2O_3$  / 2.5nm InAs

![](_page_19_Figure_1.jpeg)

61 mV/dec Subthreshold swing at V<sub>DS</sub>=0.1 V Negligible hysteresis

#### Compared to Intel 14nm finFET

S. Natarajan et al, IEDM 2014, December, San Francisco

![](_page_20_Figure_2.jpeg)

 $I_{off}$ =10nA/µm,  $I_{on}$ =0.45mA/µm @V<sub>DS</sub>=0.5V *per µm of fin footprint* **Re-normalizing to fin periphery: ~0.24 mA/**µm

### Reducing leakage (5): Recessed InP S/D spacer

![](_page_21_Figure_1.jpeg)

## Reducing leakage (6): Doping-graded InP spacer

C-Y Huang, 2014 IEDM

![](_page_22_Figure_2.jpeg)

Doping-graded InP spacer reduces parasitic source/drain resistance and improves G<sub>m</sub>. Gate leakage limits I<sub>off</sub>~300 pA/μm.

#### Reducing leakage (7): Thicker Dielectric

![](_page_23_Figure_1.jpeg)

Minimum I<sub>off</sub>~ 60 pA/μm at V<sub>D</sub>=0.5V for L<sub>g</sub>-30 nm 100:1 smaller I<sub>off</sub> compared to InGaAs spacer