# Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

<u>Cheng-Ying Huang</u><sup>1</sup>, Sanghoon Lee<sup>1</sup>, Evan Wilson<sup>3</sup>, Pengyu Long<sup>3</sup>, Michael Povolotskyi<sup>3</sup>, Varistha Chobpattana<sup>2</sup>, Susanne Stemmer<sup>2</sup>, Arthur Gossard<sup>1,2</sup>, Gerhard Klimeck<sup>3</sup>, and Mark Rodwell<sup>1</sup>

<sup>1</sup>ECE, University of California, Santa Barbara <sup>2</sup>Materials Department, University of California, Santa Barbara <sup>3</sup>Network for Computational Nanotechnology, Purdue University, West Lafayette, IN



CSW/IPRM 2015 Santa Barbara, CA



## Why III-V FETs? Why Ultra-thin channel?

- III-V channel: low electron effective mass → high velocity, high mobility → higher current at lower V<sub>DD</sub> → reducing switching power
- Channel thickness (T<sub>ch</sub>) must be scaled in proportional to gate length (L<sub>g</sub>) to maintain electrostatic integrity.
- For ultra-thin body (UTB) MOSFETs  $T_{ch} \sim 1/4 L_g$ , and for FinFETs  $T_{ch} \sim 1/2 L_g$ .
- At 7 or 5 nm nodes, channel thickness should be around 2-4 nm.
- Goal: Carefully examine *InGaAs* and *InAs* channels. The best design??

300K	Si	InAs	InGaAs
m <sub>e</sub> *	0.19	0.023	0.041
µ <sub>e</sub> (cm²/V⋅s)	1450	33000	12000
µ <sub>h</sub> (cm²/V⋅s)	370	450	<300
Eg(eV)	1.12	0.354	0.75
ε <sub>r</sub>	11.7	15.2	13.9
a(Å)	5.43	6.0583	(InP)

Quantum confinement effects!!





Makr Bohr, IDF2014

2

## **Ultra-thin channel 2DEG: Hall results**

- Quantum well (QW) 2DEGs were grown by solid source MBE.
- For wide wells:  $\mu_{InAs} > \mu_{InGaAs}$
- For narrow wells (~2 nm):
  μ<sub>InAs</sub> ≈ μ<sub>InGaAs</sub>
- Carrier concentration decreases due to increased E<sub>0</sub>.





## What happens in thin wells?

- Mobility is limited by interface roughness scattering. Strained InAs growth (S-K mode) might induce higher interface roughness.
- Electron effective mass are similar for ~2-3 nm InAs and InGaAs wells because of non-parabolic band effects.



G. Mugny et al., EUROSOI-ULSI conference 2015.

C. Y. Huang et al., J. Appl. Phys. 115, 123711 (2013)

## Ultra-thin body III-V FETs: L<sub>g</sub>~40 nm



- UTB FETs with 3 nm channels were fabricated to compare InAs and InGaAs channels.
- 1.6:1 I<sub>on</sub> and transcoaductance for InAs channels.
- 10:1 lower I<sub>off</sub> for InGaAs channels.



## **On-state performance**



- Higher I<sub>on</sub> and higher g<sub>m</sub> for UTB InAs FETs than InGaAs UTB FETs.
- InAs FETs achieve  $g_m$ =2 mS/ $\mu$ m, and  $I_{on}$ =400  $\mu$ A/ $\mu$ m at  $V_{DS}$ =0.5V and  $I_{off}$ =100 nA/ $\mu$ m.
- Similar source/drain resistance (R<sub>S/D</sub>) ensures that the performance degradation of InGaAs is not from source/drain, but from channel itself (slope).

### Subthreshold swing and off-state current



- Superior SS~83 mV/dec. and DIBL~110 mV/V because of ultra-thin channels and improved electrostatics.
- Minimum I<sub>off</sub> is 10:1 lower for InGaAs channel at short L<sub>g</sub>, where leakage current limited by band-to-band tunneling.
- InGaAs FETs are limited by gate leakage at long L<sub>g</sub>.

#### Why QW-2DEGs and UTB-FETs show different results?

 1<sup>st</sup> possible cause: Electron population in L valley due to strong quantum confinement → Unlikely.



#### Why QW-2DEGs and UTB-FETs show different results?

- 2<sup>nd</sup> possible cause: Electron interaction with oxide traps inside conduction band → Likely.
- Electrons in high In% content channels have less scattering and less electron capture by the oxide traps.



J. Robertson et al., J. Appl. Phys. 117, 112806 (2015) J. Robertson, Appl. Phys. Lett. 94, 152104 (2009) N. Taoka et al., Trans. Electron Devices. 13, 456 (2011) N. Taoka et al., IEEE IEDM 2011, 610.

## UCSB L<sub>g</sub>~12 nm III-V MOSFETs (DRC 2015)



- Below 10 nm logic nodes, ultrathin channels are required.
- In QW 2DEGs, the electron Hall mobility are similar for InGaAs and InAs wells as the wells thinned to 2~3nm.
- In UTB MOSFETs, 3 nm InAs channels significantly improve on-state current and transconductance (~1.6:1), and reduce channel resistance as compared to 3 nm InGaAs channel.
- Purdue's tight-binding calculations show large ~0.6 eV Γ–L splitting in 3 nm InGaAs channels, ruling out the possibility of electron population in L-valley.
- UCSB C-V measurements show large dispersion in 3 nm InGaAs channels, possibly indicating the significant electron interactions with oxide traps. (As-As anti-bonding may be the culprit)

## Thanks for your attention! Questions?

- This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.009) and GLOBALFOUNDRIES(Task 2540.001).
- A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network.
- This work was partially supported by the MRSEC Program of the National Science Foundation under Award No. DMR 1121053.



(backup slides follow)

### Mobility in different channel design: 25 µm-L<sub>a</sub>



 $m^*$ ,  $C_{g-ch}$ ,  $R_{S/D}$  more important for ballistic FETs

## Fixing source-drain tunneling by corrugation





Transport distance > gate footprint length Only small capacitance increase

### In(Ga)As: low $m^* \rightarrow$ high velocity $\rightarrow$ high current (?)

#### **Ballistic on-current:**

Natori, Lundstrom, Antoniadis (Rodwell)

$$J = \frac{K_{1}}{K_{1}} \cdot \left(84 \frac{\text{mA}}{\mu \text{m}}\right) \cdot \left(\frac{V_{gs} - V_{th}}{1 \text{ V}}\right)^{3/2}, \qquad \frac{1}{c_{equiv}} = \frac{T_{ex}}{\varepsilon_{ox}} + \frac{T_{channel}}{2\varepsilon_{senticondudor}}$$
$$\frac{g \cdot \left(m^{*}/m_{o}\right)^{1/2}}{\left(1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m^{*} / m_{o})\right)^{3/2}}$$

More current unless dielectric, and body, are extremely thin.

