# Exploring Channel Doping Designs for High-Performance Tunneling FETs

Jun Z. Huang<sup>1</sup>, Pengyu Long<sup>1</sup>, Michael Povolotskyi<sup>1</sup>, Mark J. W. Rodwell<sup>2</sup>, and Gerhard Klimeck<sup>1</sup>

<sup>1</sup>Network for Computational Nanotechnology, Purdue University, West Lafayette, IN 47907

<sup>2</sup>ECE Department, University of California, Santa Barbara, CA 93106-9560

Email: huang599@purdue.edu / Phone: 765-494-9797

#### Introduction

### **Proposed Designs**

a double-gate ultra-thin-body (UTB) InAs TFET (D1). For behavior is observed for the SP design [5] and the channel the first design (D2), we insert a P+ pocket layer before the heterojunction design [6]. Fig. 9 shows that the longer  $L_p$ N+ drain. For the second design (D3), the P+ pocket layer of D4 the larger  $I_{ON}$  and when  $L_p = 2.8$ nm it outperforms of D2 is extended to the whole channel except a source D3. As found in Fig. 10 and 11, D4 further enhances the pocket region, which remains intrinsic. For the third de- electric field at the tunnel junction. This is due to the even sign (D4), we replace the intrinsic pocket of D3 with an N+ larger and sharper potential drop from the P+ channel to pocket. The body and oxide thicknesses are 3nm and 1nm, the N+ pocket, pushing the tunneling barrier thinner. with oxide permittivity 3.8. Source, channel, and drain lengths are 10nm, 20nm, and 15nm. Source (drain) doping Conclusion density is  $-5 (+2) \times 10^{19} \text{ cm}^{-3}$ . Pocket (channel) doping A series of channel doping designs (D2~D4) are proposed pocket length  $L_p$  is to be optimized.

## **Simulation Method and Results**

The devices are simulated and optimized using NEMO5 tool [4] with Poisson equation and quantum transport EEC-1227110, EEC-0634750, OCI-0438246, OCIequations (quantum transmitting boundary method with 0832623, OCI-0721680, NSF Grant Number (1125017), eight-band  $k \cdot p$  Hamiltonian) solved self-consistently. The NSF Peta-Apps award OCI-0749140, and Intel Corp.

- [1] T. Krishnamohan, et al., IEDM Tech. Dig., p. 947, (2008).
- [2] R. Jhaveri, et al., IEEE-TED, vol. 58, p. 80, (2011).
- [3] Z. Jiang, et al., DRC, p. 145, (2013).

doping effect is modeled by putting (completely-) ionized Future high-performance low-power integrated circuits re- charge density into the Poisson equation and thus discrete quire compact logic devices with both steep subthreshold dopant induced scattering is neglected. Fig. 2 shows that swing (SS) and large drive current ( $I_{ON}$ ). Tunneling field- all three designs (all with optimized  $L_p$ ) can improve SS effect transistors (TFETs) can meet the first requirement and  $I_{ON}$  of D1, with D4 delivers the largest  $I_{ON}$ . D4 delivbut their  $I_{ON}$  is severely limited either by the low source- ers even larger  $I_{ON}$  than the SP design (for the same  $N_p$  and channel tunneling probability or by the high source-to- both with optimized  $L_p$ ), while D3 is very similar to the SP drain tunneling leakage. One of the methods that can be design. Fig. 3 shows that longer  $L_p$  of D2 leads to better employed to boost I<sub>ON</sub> is doping engineering. In particular, SS. At OFF state (Fig. 4), the pocket of D2 suppresses the (1) lowering the drain doping density elongates the drain source-to-drain tunneling by increasing the tunneling bardepletion region and thus suppresses the leakage leading rier height and distance; this effect is more pronounced for to improved SS (and  $I_{ON}$ ). This scheme, however, is not longer  $L_p$ . While at ON state (Fig. 5), the drain pocket scalable as a long drain length is needed to reach charge does not appreciably affect  $I_{\rm ON}$  although the pocket introneutrality [1]; (2) embedding an opposite N+ doping layer duces a potential barrier. This barrier and the source tunnext to the P+ source, i.e., the source-pocket (SP) design neling barrier form a quantum well, resulting in several [2], or inserting a  $\delta$  doping layer [3], can enhance the elec- resonant tunneling peaks. Unlike the low drain doping detric field at the source-channel tunnel junction and improve sign, this design does not need a long drain length and thus  $I_{\rm ON}$ . It can be shown that the improvement increases as the is more scalable. Fig. 6 shows that longer  $L_p$  of D3 leads pocket doping density  $(N_p)$  increases, but in practice dop- to better  $I_{ON}$  (the threshold voltages of D3 are right shifted ing density has an upper limit. In this paper, we show that, due to the P+ channel). As explained by Fig. 7 and 8, at (1) embedding a P+ drain pocket can also improve the SS ON state, in particular, the electric field at the tunnel junc-(and  $I_{ON}$ ) and it is more scalable than lowering the drain tion is increased due to the potential drop at the intrinsic doping; (2) by resorting to P+ channel, we can further im- pocket. This potential drop is larger for longer  $L_p$ . When prove  $I_{ON}$  of the SP design without having to increase  $N_p$ .  $L_p$  reaches 4nm, a small potential well is formed, resulting in resonant tunneling above the well. Further increasing  $L_p$  leads to a wider (and deeper) potential well that creates As shown in Fig. 1, three designs are proposed to improve resonant states inside the well, degrading the SS. Similar

density  $N_p$  ( $N_{ch}$ ) of D2 (D3) is fixed to  $-5 \times 10^{19} \text{ cm}^{-3}$ . to enhance TFET performance. Quantum ballistic simula-The  $N_p$  ( $N_{ch}$ ) of D4 is fixed to +5 (-5)  $\times 10^{19} \text{ cm}^{-3}$ . Then tions show, that with  $I_{\text{OFF}} = 10^{-3} \text{ A/m}$  and  $V_{\text{DD}} = 0.3 \text{ V}$ , D2, D3, and D4 improve the  $I_{ON}$  of D1 from 25A/m to 43A/m, 114A/m, and 170A/m, respectively. The designs can also apply to p-type as well as heterojunction TFETs.

Acknowledgement: NSF Grant Nos. EEC-0228390,

- [4] S. Steiger, et al., IEEE-TNANO, vol. 10, p. 1464, (2011).
- [5] J. Z. Huang, et al., arXiv:1511.02516, (2015).
- [6] P. Long, et al., IEEE-EDL, vol. 37, p. 345, (2016).



Fig. 1: Geometries of n-type TFETs using intrinsic channel (D1), intrinsic channel with a P+ drain pocket (D2), P+ channel with an intrinsic source pocket (D3), and P+ channel with an N+ source pocket (D4).



Fig. 2: (a)  $I_{DS}$ - $V_{GS}$  and (b)  $I_{ON}$ - $I_{OFF}$  ( $V_{DD} = 0.3V$ ) of the four devices and the SP design, all with optimized pocket lengths. HP: high performance, LOP: low operating power, and LSTP: low standby power.



0.6

Energy [eV]

0



IDS-VGS of D2 Fig. 3: for three pocket lengths, in comparison with D1.



Fig. 6:  $I_{DS}$ - $V_{GS}$  of D3 for three pocket lengths, in comparison with D1.



**10**<sup>-7</sup> 0 20 40  $10^{-8}$ 10<sup>-6</sup> X [nm] Transmission Fig. 7: (a) Band diagram and (b) trans-

Fo

Fig. 4: (a) Band diagram and (b) trans-

mission of D2 for three pocket lengths, in

----- D1

- D3 2nm

– D3 3nm

D3 4nm

(b)

comparison with D1, at Vg=0V.

E<sub>Fs</sub>

(a)

mission of D3 for three pocket lengths, in comparison with D1, at Vg=0.3V/-0.1V.



Fig. 9:  $I_{\rm DS}$ - $V_{\rm GS}$  of D4 for three pocket lengths, in comparison with D3.

Fig. 10: (a) Band diagram and (b) transmission of D4 for three pocket lengths, in comparison with D3, at Vg=0.3V.

Fig. 5: (a) Band diagram and (b) transmission of D2 for three pocket lengths, in comparison with D1, at Vg=0.3V.



Fig. 8: (a) Band diagram and (b) transmission of D3 for three pocket lengths, in comparison with D1, at Vg=0.6V/0.2V.



Fig. 11: (a) Band diagram and (b) transmission of D4 for three pocket lengths, in comparison with D3, at Vg=0.6V.