## Making better transistors: beyond yet another new materials system

Mark Rodwell, University of California, Santa Barbara

## What does VLSI need ?



Make the switch smaller (scaling)

Make it from different materials

Change its shape

Change its internal operation:

bandgap engineering

Change what we do with it.

## We can't make MOSFETs much smaller

#### Tunneling: can't make gate insulator any thinner



 $\rightarrow$  smaller devices have poor electrostatic control, don't turn off

Tunneling: can't make channel much shorter





 $\rightarrow$  smaller devices have high source-drain tunneling, don't turn off

Expensive lithography: EUV, multiple patterning

#### New Materials: III-V semiconductors ?



#### New Materials: 2-D semiconductors ?

Does 1-atom-thick channel help? 2D or 3D: the gate oxide won't scale the oxide sets a minimum gate length 1-atom-thick channels don't help much

#### If oxides won't scale, we must make fins with 2D, can we make fins ? later, will need to make nanowires...

#### **Ballistic drive currents don't win either** high m\*, and/or high DOS mobility sufficient for ballistic ?

$$J = K \cdot \left( 84 \frac{\text{mA}}{\mu \text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1 \text{ V}} \right)^{3/2},$$
  
where  $K = \frac{g \cdot (m_{\perp}^{1/2} / m_o^{1/2})}{\left( 1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m_{\perp}^{1/2} m_{\parallel}^{1/2} / m_o) \right)^{3/2}}$ 



#### When it gets crowded, build vertically

#### Los Angeles: sprawl



**2-D integration**: wire length  $\alpha$  # gates<sup>1/2</sup>

LA is interconnect-limited

#### Manhattan: dense



**3-D integration**: wire length  $\propto$  #gates<sup>1/3</sup>

## Chip stacking (skip) **3D transistors: corrugation (change the shape)**

#### Corrugated surface $\rightarrow$ more surface per die area



#### Corrugated surface $\rightarrow$ more current per unit area



#### Corrugation: same current, less voltage, less CV<sup>2</sup>



## Forming tall fins by sidewall regrowth (ugly)



#### Confined Epitaxial Lateral Overgrowth



Semiconductor regrowth into hollow glass boxes formed on wafer surface Semiconductor thicknesses controlled by ALD layer thickness: atomic precision

## CELO: Can we grow 3-D structures ?



With a few process tricks, can we make growth templates for 3-D structures ?

#### Fixing source-drain tunneling by increasing mass ?

S

#### Source-drain tunneling leakage:

$$I_{off} \cong \exp(-2\alpha L_g)$$
, where  $\alpha \cong \hbar^{-1} \sqrt{2m^*(qV_{th})}$ 

#### Fix by increasing effective mass?

 $\alpha L_g = \text{constant} \rightarrow m^* \propto 1/L_g^2$ 

#### This will decrease the on-current:



#### Fixing source-drain tunneling by corrugation





Transport distance > gate footprint length Only small capacitance increase

## Fixing source-drain tunneling by corrugation ?

CELO growth over ridge

3D structure

transport length >> footprint

improves electrostatics ...like finFET

improves S/D tunneling ...unlike finFET

Gate oxide is  $SiO_xN_y$ , not  $HfO_2 \rightarrow thinner @ given leakage How to reduce gate footprint below ~5nm ?$ 

– 1nm x 1nm

1nm channel

1 nm oxide

G

S

## Changing the band structure: tunnel FETs

TFET: bandgap of p-type source truncates source thermal distribution:



**Problem**: 4-6nm tunnel barriers  $\rightarrow \sim 3\%$  tunneling probability  $\rightarrow$  **very low current**.



## [110] gives more on-current than [100]



# valence band

## high confinement mass low transport mass

#### low confinement mass high transport mass

P. Long et al., EDL 3/2016

#### Add more Heterojunctions: much more current.

Source HJ: S. Brocard, et al., EDL, 2/2014; Channel HJ: P. Long et al., EDL 3/2016



Added heterojunctions  $\rightarrow$  greater built-in potential  $\rightarrow$  greater field  $\rightarrow$  thinner barrier  $\rightarrow$  higher tunneling probability (~80%)  $\rightarrow$  30:1 more current.



#### 3HJ still have higher ON/OFF ratio than GaAsSb/InAs



3HJ 516A/m GaAsSb/InAs 75A/m

P. Long, J. Huang,M. Povolotski: Purdue, Unpublished

3HJ still have higher ON/OFF ratio than GaAsSb/InAs when acoustic and non-polar optical phonon scattering are considered.





## Changing the function: ferroFETs ?



why not this ?





#### Multiple Supplies for Low-Power Logic



Is cost in added die area accentable ?

(backup slides follow)

#### Record III-V MOS



## Vertical FETs ????

Can have a smaller footprint.

No clue how to make it !

III-V nanowire growth: much too big



#### $3D \rightarrow shorter wires \rightarrow less capacitance \rightarrow less CV^2$



All three have same drive current, same gate width Tall fin, "4-D": smaller footprint→ shorter wires

## Minimum Dielectric Thickness & Gate Leakage





#### → 0.5-0.7nm minimum EOT constrains on-current electrostatics degrades with scaling → fins, nanowires



barriel

## Quick check: scaling limits

**finFET:** 5 nm physical gate length.

**Channel:** <100> Si, 0.5, 1, or 2nm thick **dielectric:**  $\varepsilon_r$ =12.7, 0.5 or 0.7 nm EOT



Given EOT limits, ~1.5-2nm body is acceptable.

Source-drain tunneling often dominates leakage.

## TEM images of $L_g \sim 12$ nm devices





 $I_D - V_G$  and  $I_D - V_D$  curves of 12nm  $L_g$  FETs



#### InP HBTs: 1.07 THz @200nm, ?? @ 130nm



Rode et al., IEEE TED, Aug. 2015

#### 130nm /1.1 THz InP HBT: ICs to 670 GHz

614 GHz fundamental VCO M. Seo, TSC / UCSB



#### 620 GHz, 20 dB gain amplifier

M Seo, TSC IMS 2013 also: 670GHz amplifier J. Hacker, TSC IMS 2013 (not shown)



340 GHz dynamic frequency divider M. Seo, UCSB/TSC IMS 2010



300 GHz fundamental PLL <sup>M. Seo, TSC</sup>

IMS 2011



204 GHz static frequency divider (ECL master-slave latch)

Z. Griffith, TSC CSIC 2010

Integrated 300/350GHz Receivers: LNA/Mixer/VCO M. Seo TSC



220 GHz 180 mW power amplifier T. Reed, UCSB CSICS 2013



81 GHz 470 mW power amplifier H-C Park UCSB IMS 2014



600 GHz Integrated Transmitter PLL + Mixer M. Seo TSC



