IEEE ELECTRON DEVICE LETTERS, ~Vol.~xx, No.~xx, Month~Year

# $L_g = 30$ nm InAs Channel MOSFETs Exhibiting $f_{max} = 410$ GHz and $f_t = 357$ GHz

Jun Wu, Yihao Fang, Brian Markman, Hsin-Ying Tseng, and Mark J. W. Rodwell

Abstract—We report  $L_g = 30$  nm InAs-channel MOSFETs exhibiting 420 GHz  $f_{max}$ , record for a III-V MOSFET, and 357 GHz  $f_t$ . The device incorporates a 5 nm strained InAs channel grown on an InP substrate. To reduce the parasitic gate-source and gate-drain capacitances, regrown lateral access regions increase the separations between the gate and the N+ source and drain; modulation doping within these access regions provides a low associated series resistance, enabling high  $g_m$ . The 30 nm  $L_g$ device shows an 1.5 mS/ $\mu$ m DC peak extrinsic  $g_m$  at  $V_{DS} = 0.5$  V and  $V_{GS} = 0.3$  V, 91% of the value (1.65 mS/ $\mu$ m) extracted from 10 MHz RF measurements, indicating a low DC-RF dispersion.

#### Index Terms—InAs, MOSFETs, MOSHEMTs, RF, ft, fmax

### I. INTRODUCTION

**T**RANSISTORS using narrow band-gap III-V semiconductors are promising candidates for future high-speed electronics, particularly in mm-wave applications [1] [2]. Although III-V MOSFETs have been investigated primarily for VLSI applications [3]-[6], they are also of potential interest in mm-wave applications [6]-[9], because at a given gate leakage current density, the high-k ZrO<sub>2</sub> or HfO<sub>2</sub> gate dielectric can be made with a smaller equivalent oxide thickness [6] than that of the InAlAs gate barrier in a HEMT [10], thereby increasing the intrinsic transconductance  $g_{m,i}$ and reducing the output conductance. Further, in HEMTs, source and drain access resistances are increased by the InAlAs barrier layer lying between the channel and the N+ source and drain regions; this barrier need not be present in III-V MOSFETs [3] [4] [7].

Despite this, reported InAs-based MOSFETs show far lower  $f_t$  and  $f_{max}$  than InAs HEMTs [1]. Degraded channel mobility from the semiconductor-dielectric interface [11] may be one cause. Further, in many reported III-V MOSFETs [3] [4] [7] [8], close proximity to the gate of the source and drain N+ regions increases the gate-source and gate-drain capacitances. In contrast, in HEMTs, modulation-doped access regions increase the separations between the gate and the N+ source and drain. Doping of the access regions is selected to balance between low access resistance (hence high extrinsic transconductance  $g_{m,ex}$ ) and low capacitive parasitics [12].

Here we report InAs-channel MOSFETs exhibiting 420 GHz  $f_{max}$ , record for a III-V MOSFET, and 357 GHz  $f_t$ . In



Fig. 1. Schematic of the MOSFET processing.  $R_c$ ,  $R_N$ ,  $R_v$ , and  $R_{acc}$  in (d) denote contact resistance, regrown N+ contact film resistance, vertical resistance through the InP layer, and access resistance, respectively.

these, regrown modulation-doped access regions increase the separations between the gate and the N+ source and drain. The N+ source and drain are formed by a second regrowth [3] [4]. The regrowth technique involves no dry-etching steps that can potentially damage the channel or its interface to the high-k dielectric. At  $L_g = 30$  nm, the minimum subthreshold swing is 90 mV/dec. and the measured peak  $g_{m,ex}$  shows only a small difference between DC (1.5 mS/ $\mu$ m) and 10 MHz (1.65 mS/ $\mu$ m), both factors indicating a good quality of the high-k/InAs gate stack.

#### II. DEVICE FABRICATION

Devices were fabricated on a semi-insulating InP (100) substrate, on which the following epitaxial structures, Fig. 1(a), were first grown using metalorganic vapor phase epitaxy (MOVPE): a 10 nm U.I.D. InP buffer, a 2 nm Si-doped modulation doping layer (target  $5 \times 10^{12} \text{ cm}^{-2}$ ), a 2 nm U.I.D. InP vertical spacer, a 5 nm strained InAs channel, and a 3 nm U.I.D. In<sub>0.53</sub>Ga<sub>0.47</sub>As cap. The growth of strained InAs on InP was managed by using a low growth temperature of 500 °*C*, and a low V/III ratio of 7.8 [13]. After the channel growth, the first dummy gate was defined by hydrogen silesequioxane (HSQ) and electron beam lithography (EBL). After one cycle

The authors are with the Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 USA, (e-mail: junwu@ece.ucsb.edu)

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/LED.2018.2803786, IEEE Electron
Device Letters

IEEE ELECTRON DEVICE LETTERS, ~Vol.~xx, No.~xx, Month~Year



Fig. 2. TEM cross-section of a  $L_a = 30$  nm device

of digital-etch cleaning in dilute HCL [3], samples were re-loaded into the MOVPE chamber. An InP HEMT structure was grown at 550 °C, Fig.1 (b), which consisted of a 2 nm U.I.D. InP vertical spacer, a 2 nm Si-doped modulation doping layer (target  $5 \times 10^{12} \text{ cm}^{-2}$ ), and a 10 nm U.I.D. InP cap. Hall measurement was performed on a sample with the same epitaxial structure grown by MOVPE but without the dummy gate processing interruption. The measured electron mobility and carrier density are  $6000 \ cm^2/V \cdot s$  and  $5.6 \times 10^{12} \ cm^{-2}$ . respectively, verifying the quality of the strained InAs channel but indicating a doping level somewhat below the target value. The dummy gate was then removed in HF, followed by the second dummy gate definition, which was made wider than the first dummy gate to provide 50 nm access regions from gate to source and drain, Fig. 1(c). 80-nm highly doped N+ InGaAs  $(4 \times 10^{19} \text{ cm}^{-2})$  was then regrown for source and drain contacts.

Post-growth processing, Fig. 1(d), consisted of mesa isolation, removal of the second dummy gate, 2-cycle digital etching of the InGaAs cap on channel by HF, follow immediately by atomic layer deposition (ALD). In the ALD chamber, the sample was first passivated by 9 cycles of exposure to a N<sub>2</sub>-plasma and tri-methyl-aluminum, and subsequently, 3-nm ZrO<sub>2</sub> was deposited at 300 °C [4]. After ALD, the sample was annealed for 15 min in forming gas at 400 °C. Vias were opened in source and drain contact regions, and after removing the high-k inside these vias, 5/30/100 nm Pd/Ni/Au source and drain contacts, together with the RF probing pads, were deposited by thermal evaporation, followed by lift-off. Processing was finalized by T-gate formation. A two-step EBL was used to realize sub-100 nm gate foot. CSAR 62:anisole 1:1 was first spun-on, exposed at high dose and developed in amyl acetate to define the T-gate foot. Then samples were coated with UV-6, exposed at low dose, and developed in MIF for the T-gate head. A small T-gate foot without overlapping the regrown source and drain contacts is of crucial importance in reducing the parasitic capacitances. Finally, 30/300 nm Ni/Au gate metal was deposited by thermal evaporation, followed by lift-off. Fig. 2 shows the TEM cross-section of a  $L_g = 30$  nm device. It can be clearly seen that the gate metal is well aligned with the channel, without overlapping the N+ InGaAs regrown contacts. The aggregation of metal towards the source side resulted from the photoresist shadowing during the gate metal



2

Fig. 3. Transfer (a) and output (b) characteristics of the device with gate length  $L_a$ = 30 nm

evaporation. This will be removed if the sample holder can rotate during the step.

## III. DC PERFORMANCE

Fig. 3(a) shows the measured transfer characteristics of the device of  $L_g = 30$  nm, which exhibits a DC peak extrinsic transconductance,  $g_{m,ex}$ , of 1.5 mS/ $\mu$ m at  $V_{DS} = 0.5$  V and  $V_{GS} = 0.3$  V, and a minimum subthreshold slope,  $SS_{min}$ , of 90 mV/decade under the same  $V_{DS}$  bias.  $g_{m,ex}$  evaluated from the measured  $y_{21}$  parameter at 10 MHz is 1.65 mS/ $\mu$ m. Such a



Fig. 4. (a) Measured (solid curves) and modeled (dashed curves) current gain, unilateral power gain, maximum stable/available gain and stability factor of the same device in Fig. 3 at  $V_{GS} = 0.3$  V and  $V_{DS} = 0.7$  V. The device has 2 gate fingers, each of 10 µm length, i.e. total gate width  $W_g = 2 \times 10$  µm. The solid black lines indicate the -20 dB/decade extrapolations from the 30-50 GHz regions that are used to determine  $f_t$  and  $f_{max}$ . The inset shows the measured (red) and modeled (black) S-parameters. (b) Small signal equivalent circuit model to fit the measured data in (a).

IEEE ELECTRON DEVICE LETTERS, ~Vol.~xx, No.~xx, Month~Year



Fig. 5. (a) Comparison of the extracted  $f_t$  and  $f_{max}$  between the  $L_g = 30$  and = 16 nm devices. (b) The fitted intrinsic transconductance  $g_{m,i}$  and intrinsic output conductance  $g_{d,i}$  at various gate biases for the two devices. (c) Extracted gate-source  $C_{gs}$  and gate-drain  $C_{gd}$  capacitances as a function of the gate length  $L_g$  at  $V_{GS} = 0.3$  V and  $V_{DS} = 0.7$  V.

small deviation of  $g_{m,ex}$  at DC and 10 MHz confirms that a good quality of high-k dielectric and high-k/semiconductor interface is maintained even after the complex processing flow. Further, the measured  $SS_{min}$  here is also consistent with the result reported in Ref [3] (86 mV/decade) with the same channel material, high-k deposition scheme and similar device dimensions, but fabricated with a far simpler process. The off-state current of the device is high,  $0.9 \,\mu A/\mu m$  at  $V_{DS} = 0.5$ V and  $V_{GS} = -0.1$  V, and is independent of  $V_{DS}$  at negative biases. We believe that the off-state current is dominated by drain-to-source parallel conduction in the InP buffer. The off-state leakage could be reduced by using an InAlAs bottom barrier, as this has a greater conduction band offset to the channel.

Fig. 3(b) shows the output characteristics of the same device. The measured  $R_{on}$  at  $V_{GS} = 0.8$  V is 495  $\Omega \cdot \mu m$ . Two sets of TLM were fabricated: one measures the regrown contact film; the other measures the modulation-doped access regions. The computed contribution to  $R_S$ , Fig 1(d), consists of 14  $\Omega \cdot \mu m$  contact resistance  $(R_c)$ , 86  $\Omega \cdot \mu m$  regrown N+ contact film resistance  $(R_N)$ , 130  $\Omega \cdot \mu m$  vertical resistance  $(R_v)$  through the InP layer, and  $14 \Omega \cdot \mu m$  access resistance  $(R_{acc})$ . As compared with our previous work [3] [4], the 14 nm thick lightly-doped InP layer between the InAs channel and the N+ InGaAs source and drain, together with the conduction-band offsets at the heterointerfaces, adds a large vertical component to the parasitic source and drain resistances. The source and drain resistances are further increased by a large  $(5 \ \mu m)$  separation between the source/drain contact metals and the gate edges.

## IV. RF PERFORMANCE

S-parameters were measured from 10 MHz to 67 GHz using on-wafer probing and a port power of -27 dBm. An off-chip load-reflect-reflect-match calibration was performed before measurements, and the device under test was de-embedded using on-chip open and short pad structures. Fig. 4 (a) shows the measured current gain  $h_{21}$ , unilateral power gain U, maximum stable/available gain MSG/MAG and stability factor k of the  $L_g = 30$  nm device at  $V_{DS} = 0.7$  V and  $V_{GS} = 0.3$ V. The device has 2 gate fingers, each of 10  $\mu m$  length, i.e. total gate width  $W_a = 2 \times 10 \ \mu m$ . A small signal equivalent circuit was fitted to the measured S-parameters, Fig. 4 (b). A series L-R network fits to  $y_{22}$  and models the frequency-dependent source-drain conductance arising from the parasitic bipolar current gain combined with either impact ionization or band-to-band tunneling at high  $V_{DS}$ . The fitted L/R time constant is 40 ps, similar to that reported in [7] [9]. Above 30 GHz, both  $h_{21}$  and U roll off at -20 dB/decade. The extracted  $f_t$  and  $f_{max}$  are 357 and 410 GHz. Note that all  $f_t$ and  $f_{max}$  values shown in this paper are extracted from the -20 dB/decade extrapolations from the 30-50 GHz regions of the measured  $h_{21}$  and U (the black solid lines in Fig. 4(a)). As compared with the asymmetric drain engineering approach reported in Ref [9], the fitted  $g_{m,i}$  (49 mS) of this work is higher, but the capacitances and intrinsic output conductance  $g_{d,i}$  are similar or smaller, which explains the improved  $f_t$ and  $f_{max}$ . The highest  $f_{max}$  (420 GHz) is measured at  $V_{DS}$ = 0.7 V and  $V_{GS}$  = 0.2 V and the best balance between  $f_t$  and  $f_{max}$  is at  $V_{GS} = 0.3$  V, Fig. 5.

Fig. 5 (a) compares the performance of the  $L_g = 30$  and 16 nm devices. As  $L_g$  decreases to 16 nm,  $f_{max}$  degrades, while  $f_t$  remains relatively unchanged. Figs. 5 (b) and (c) show key extracted device parameters. The simultaneous reduction of  $g_{m,i}$  (b) and gate-source  $C_{gs}$  and gate-drain  $C_{gd}$  capacitances (c) explains the unchanged  $f_t$  for the 16 nm device. The increased  $g_{d,i}$  due to the short-channel effect causes  $f_{max}$  to degrade.

#### V. CONCLUSION

In this work, we demonstrate an InAs MOSFET, targeted at high-speed applications, with regrown access regions and contacts. The results demonstrate improved  $f_t$  and  $f_{max}$  over previously reported III-V MOSFETs. The improvement is attributed to the reduced parasitic capacitances and the maintained high  $g_{m,i}$ , thanks to the use of the modulation doped access regions. The small dispersion of  $g_{m,ex}$  measured at DC and 10 MHz highlights the preserved InAs/high-k quality even after the complex process. Transistor bandwidth can be improved by reducing the source resistance and by improving the alignment between the gate and the channel recess.

#### References

[1] X. Mei, W. Yoshida, M. Lange, J. Lee, J. Zhou, P.-H. Liu, K. Leong, A. Zamora, J. Padilla, S. Sarkozy, R. Lai, and W. R. Deal,

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/LED.2018.2803786, IEEE Electron

Device Letters

IEEE ELECTRON DEVICE LETTERS, ~Vol.~xx, No.~xx, Month~Year

"First demonstration of amplification at 1 THz using 25-nm InP high electron mobility transistor process," IEEE Electron Device Lett., vol. 36, no. 4, pp. 327–329, Apr. 2015. DOI: 10.1109/LED.2015.2407193

- [2] J. C. Rode, H.-W. Chiang, P. Choudhary, V. Jain, B. J. Thibeault, W. J. Mitchell, M. J. W. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. M. Fastenau, and A. W. K. Liu, "Indium phosphide heterobipolar transistor technology beyond 1-THz bandwidth," IEEE Trans. Electron Devices, vol. 62, no. 9, pp. 2779–2785, Sept. 2015. DOI: 10.1109/TED.2015.2455231
- [3] S. Lee, C.-Y. Huang, D. Cohen-Elias, B. J. Thibeault, W. Mitchell, V. Chobpattana, S. Stemmer, A. C. Gossard, and M. J. W. Rodwell, "Highly scalable raised source/drain InAs quantum well MOSFETs exhibiting  $I_{ON} = 482 \ \mu A/\mu m$  at  $I_{OFF} = 100 \ nA/\mu m$  and  $V_{DD} = 0.5 \ V$ ," IEEE Electron Device Lett., vol. 35, no. 6, pp. 621–623, Jun. 2014. DOI: 10.1109/LED.2014.2317146
- [4] C. Y. Huang, S. Lee, V. Chobpattana, S. Stemmer, A. C. Gossard, B. Thibeault, W. Mitchell, M. Rodwell, "Low power III-V InGaAs MOSFETs featuring InP recessed source/drain spacers with Ion = 120  $\mu$ A/ $\mu$ m at I<sub>OFF</sub> = 1 nA/ $\mu$ m and V<sub>DD</sub> = 0.5 V," IEEE IEDM 2014, pp. 25.4.1-25.4.4. DOI: 10.1109/IEDM.2014.7047107
- [5] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," Nature, vol. 479, pp. 317–323, Nov. 2011. DOI: <u>10.1038/nature10677</u>
- [6] D.-H. Kim, J. A. del Alamo, D. A. Antoniadis, J. Li, J.-M. Kuo, P. Pinsukanjana, Y.-C. Kao, P. Chen, A. Papavasiliou, C. King, E. Regan, M. Urteaga, B. Brar, and T.-W. Kim, "Lg = 60 nm recessed In<sub>0.7</sub>Ga<sub>0.3</sub>As metal-oxide-semiconductor field-effect transistors with Al<sub>2</sub>O<sub>3</sub> insulator," Appl. Phys. Lett., vol. 101, 223507, Nov. 2012. DOI: 10.1063/1.4769230
- [7] M. Egard, L. Ohlsson, M. Ärlelid, K.-M. Persson, B. M. Borg, F. Lenrick, R. Wallenberg, E. Lind, L.-E. Wernersson, "High-frequency performance of self-aligned gate-last surface channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFET," IEEE Electron Device Lett., vol. 33, no. 3, pp. 369–371, Mar. 2012. DOI: <u>10.1109/LED.2011.2181323</u>
- [8] D.-H. Kim, T.-W. Kim, R. J. W. Hill, C. D. Young, C. Y. Kang, C. Hobbs, P. Kirsch, J. A. del Alamo, and R. Jammy, "High-speed E-mode InAs QW MOSFETs with Al<sub>2</sub>O<sub>3</sub> insulator for future RF applications," IEEE Electron Device Lett., vol. 34, no. 2, pp. 196–198, Feb. 2013. DOI: <u>10.1109/LED.2012.2229107</u>
- [9] J. Mo, E. Lind, and L.-E. Wernersson, "Asymmetric InGaAs/InP MOSFETs with source/drain engineering," IEEE Electron Device Lett., vol. 35, no. 5, pp. 515–517, May. 2014. DOI: 10.1109/LED.2014.2308925
- [10] E.-Y. Chang, C.-I. Kuo, H.-T. Hsu, C.-Y. Chiang, and Y. Miyamoto, "InAs thin-channel high-electron-mobility transistors with very high current-gain cutoff frequency for emerging submillimeter-wave applications," Appl. Phys. Express, vol. 6, 034001, Feb. 2013. DOI: 10.7567/APEX.6.034001
- [11] W. Zhu, J.-P. Han, and T. P. Ma, "Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics," IEEE Trans. Electron Devices, vol. 51 no. 1, pp. 98–105, Jan. 2004. DOI: <u>10.1109/TED.2003.821384</u>
- [12] T. Takahashi, Y. Kawano, K. Makiyama, S. Shiba, M. Sato, Y. Nakasha, N. Hara, "Enhancement of  $f_{max}$  to 910 GHz by adopting asymmetric gate recess and double-side-doped structure in 75-nm-gate InAlAs/InGaAs HEMTs," IEEE Trans. Electron Devices, vol. 64, no. 1, pp. 89–95, Jan. 2017. DOI: <u>10.1109/TED.2016.2624899</u>
- [13] T. Nakayama, and H. Miyamoto, "Dependence of critical thickness of strained InAs layer on growth rate," Indium Phosphide and Related Materials, 1996, pp. 614-616. DOI: <u>10.1109/ICIPRM.1996.492323</u>