A High-Spurious-Harmonic-Rejection 32-53 GHz and 50-106 GHz Frequency Doublers using Digital Logic and DC Negative Feedback

Seong-Kyun Kim^{*#}, Arda Simsek^{*}, Miguel Urteaga[#], Mark J.W. Rodwell^{*}

*University of California at Santa Barbara, USA #Teledyne Scientific and Imaging, USA









mm-wave systems for military systems and mobile wireless \rightarrow Require low-phase-noise mm-wave LO



Considerable phase noise -low-Q passive devices at mm-wave

Moderate tuning range

Lower phase noise

- GHz-range PLL with high-Q devices

Wide tuning range

Spurious harmonics

- generate out-of-band interference

Problems of Conventional Design



<u>Limiter DC offsets</u> Spurious outputs at DC, $2f_{in}$, $4f_{in}$, ... \rightarrow spurious XOR outputs at f_{in} , $3f_{in}$, $5f_{in}$, ...

<u>Delay ≠ 90 degree</u> Spurious XOR outputs at DC, 4fin, ... <u>High-Q filters are required</u> large die area poor out-of-band rejection

<u>CMOS digital logic</u> Cannot operate > 100 GHz

THz HBTs \rightarrow Digital logic at > 100 GHz



THz transistors enable a broadband frequency multiplier architecture using digital logic at > 100 GHz

Proposed Frequency Doubler



DC offset feedback

Minimize dc offset of the ECL limiter output

Delay feedback

The phase shifter (delay circuit) to 90 degree delay

 \rightarrow Suppress spurious harmonics

In/Output-stage: ECL-gate



<u>Input</u>

Converts a sinusoidal input into a square-wave Input can be driven single-endedly Low input signal (-3 dbm) can drive

ECL-gate can operate at > 100 GHz

Output Driver 50 Ω output load

DC-offset Cancellation



Simulation results: Input 25 GHz



Each ECL-gate has 100 mV offset voltage





Delay Control



Optimum operating range is limited by the tunable delay range XOR has same topology as the delay interpolator

Delay Feedback & Operation



Layout & Chip Photo





Chip size: 750 \times 990 um² (area encloses active devices: 540 x 280 um²) Power consumption: 284 mA (32 – 53 GHz), 324 mA (60-100 GHz) @ 3.3 V

Simulation: Time-domain



Waveforms have 50 % output duty-cycle

The amplitude correspond to digital logic level in the design

Simulation: Frequency-domain



2nd harmonic output power: -8 – -5 dBm 1st & 3nd harmonic rejection > 40 dBc 4th harmonic rejection > 30 dBc

Doubler: 32 – 53 GHz Output



2nd harmonic output power: -5 – -8 dBm

1st & 3rd harmonics rejection > 30 dBc.

 4^{th} harmonic rejection > 18 dBc within the delay tuning range (16 – 26.5 GHz)

Phase Noise Measurements



Input: 17.5 GHz, Output 35 GHz Added phase noise: 6 – 7 dB (*ideal multiplier: 20*log(N)*)

Doubler: 60 – 100 GHz Output



2nd harmonic output power: -5 – -8 dBm

1st & 3rd harmonics rejection > 25 dBc.

4th harmonic rejection: similar behaviour as the lower frequency doubler

*limited results at high frequency due to the available test equipment

Performance of the proposed

	[4]	[5]	[6]	[7]	This work	This work
Technology	0.18 um SiGe	90 nm CMOS	0.2 um InP	0.13 um SiGe	0.13 um InP	0.13 um InP
	BiCMOS		DHBT	BiCMOS	DHBT	DHBT
Topology	Differential	Single	Differential	Single	Diff./Single	Diff./Single
Input / Output	Differential	Single	Single	Single	Differential	Differential
Output BW (GHz)	36 – 80	42 – 90	DC – 100	27 – 41	32 – 53*	50 – 106*
Input Power (dBm)	-7 @ 66 GHz	5	-5 @ 60 GHz	-15.5	-3#	-3#
	1 @ 80 GHz					
Output Power (dBm)	1.7 @ 66 GHz	-6 – -3	-10 @ 60 GHz	1.3-4.3	-5#	-5 – -8#
	-3.9 @ 80 GHz					
Pdc (mW) @ V _{DC}	137 @ 3.3	20 @ 1	730 @ -4.5	17-22 @ 2	937 @ -3.3	1069 @ -3.3
Fundamental	20 - 36	20-48	24 – 32	25.7 – 33	35	25
Suppression (dB)						
3rd order	N/A	N/A	N/A	N/A	35	29+
Suppression (dB)						
4th order	N/A	> 14	N/A	N/A	>18	>15
Suppression (dB)						
Area (mm ²)	0.27	0.33	2.24	0.34	0.74	0.74

Note that, to demonstrate the harmonic rejection performance of the present work,

no output band-pass filter have been used. Filtering will improve harmonic rejection.

* The doubler can work at higher input frequencies;

harmonic rejection at such input frequencies was not tested because of the available test equipment.

[#] Single-ended measurement results.

⁺ Only up to 36 GHz input frequency range due to the available test equipment.

High-Spurious-Harmonic Rejection Doubler

Broadband frequency doublers with 32 GHz to 53 GHz and 50 GHz to 106 GHz output frequencies

Output power: -5 – -8 dBm DC offset and delay feedback loops suppress spurious harmonics

THz transistors enable digital logic can operate at > 100 GHz

We thank Teledyne Scientific & Imaging for IC fabrication

Thank you



The 48th European Microwave Conference

2018



The 13th European Microwave Integrated Circuits Conference The 15th European Radar Conference