185mW InP HBT Power Amplifier with 1 Octave Bandwidth (25-50GHz), 38% peak PAE at 44GHz and Chip Area of 276 x 672 μm²

Andrea Arias^{*^1}, Petra Rowell^{*}, Miguel Urteaga^{*}, Zach Griffith^{*}, Keisuke Shinohara^{*}, Josh Bergman^{*}, Andy Carter^{*}, Richard Pierson^{*}, Bobby Brar^{*}, James Buckwalter[^], Mark Rodwell[^]

*Teledyne Scientific and Imaging, USA

^ECE Department, University of California at Santa Barbara, USA

¹andrea.arias@teledyne.com

Abstract— We report a 250nm InP HBT MMIC that demonstrates record output power at 44 GHz for its chip size, having a small signal bandwidth of 25 - 50 GHz, and operating from a 2.5-2.8 V supply. The reported power amplifier delivers up to 185 mW and has a peak PAE of 38% at 44 GHz. The results in this work highlight the relevance of 250nm InP HBT devices for emerging size-constrained platforms including MIMO communication front-ends and radar applications.

Keywords— SSPA, broadband PA, 250nm InP HBT, MIMO, high efficiency mm-Wave PA, bipolar MMIC, 5G.

I. INTRODUCTION

The upcoming 5G standard will likely employ MIMO arrays that will contain several transceiver tiles, thus demanding a reduced component size at the array element due to the high carrier frequencies targeted (i.e., up to 60 GHz). The radiating element size reduction along with the high carrier frequency will also impose the requirement of relatively high efficiency on the power amplifier. Contending 5G technologies have demonstrated high efficiencies at limited bandwidths [1] - [10], or higher fractional bandwidths at the expense of power added efficiency [11] – [12]. While in general, bandwidth and efficiency are commonly accepted trade-offs, we note that the trade-off space arises from the significant transformation ratios that are sometimes required (the Bode-Fano limit quantifies this effect), as well as from the magnitude of the reactive element that must be tuned out when transforming to any real load.

InP HBT devices demonstrate significantly higher RF figures of merit for a given technology node (i.e., for 250nmnode HBTs, $f_T/f_{MAX} \sim 350/600$ GHz) as well as the possibility of operating using a 2.5-3 V supply, enabling higher output power density as compared to CMOS or SiGe-based power amplifiers [13], higher efficiency with fewer gain stages [14] and an increased bandwidth as a result of the reduced parasitics [15]. In addition, they also offer the possibility of utilizing power cells with optimized fundamental impedance (50 Ω) given the power levels required for several mmWave array applications (16-23 dBm).

In this work, we demonstrate a power amplifier chip designed using a very compact matching network approach that is optimized for the InP HBT wiring environment of choice. The amplifier small signal bandwidth is 25-50 GHz. At 44 GHz a saturated power of 185 mW was measured with an associated PAE of 36%, which is the highest reported for an amplifier covering over 1 octave of 3 dB bandwidth at mmWave

frequencies. In addition, the design is extremely compact, occupying a chip area of only 276 x 672 μ m², including all pads.



Fig. 1. Micrograph of reported 250nm InP HBT power amplifier. The chip dimensions are only 276 x 672 $\mu m^2.$

II. DESIGN METHODOLOGY

A. 250nm InP HBT Technology

The HBT device technology used in this work is described in detail in [15]. For the amplifier MMIC design reported here, the HBT total emitter periphery was chosen to deliver up to ~23 dBm from a 2.8 V power supply, at a quiescent bias range of $3.2-5.2 \text{ mA}/\mu\text{m}^2$.

Owing to its high bandwidth, one key advantage of the 250nm InP HBT is its low effective output capacitance (Imag(Y2,2)/2* π *freq). Fig. 2 illustrates the average HBT output capacitance simulated between 15-55 GHz, for a 30 μ m² power cell, along a target loadline. Since the 250nm HBT technology can deliver around 1.5-2 W/mm of RF output power, and the output capacitance at the frequency band of interest is about 1.87 fF/ μ m of emitter periphery, to deliver ~200 mW of power we must tune out ~220 fF across the band.



Fig. 2. Effective shunt capacitance modelled looking into the collector in common-emitter configuration, using the technology's Agilent HBT model.

B. Amplifier Design

The reported amplifier is a one stage single cell in common emitter configuration. To ensure an adequate power match across the frequency band of interest, the optimum load impedance across the band was determined through load-pull simulations using Keysight ADS. Fig. 3 contains the optimum impedance (Z_{Opt}) obtained from the simulations across the frequencies of interest, along with the simulated saturated power and associated efficiency.

We note that the optimum input impedance for the selected HBT device is ~1.8 Ω - transforming such low impedance to the 50 Ω input requires a very high transformation ratio. We note that a two stage design would require a much lower input matching network transformation, since the input stage can be sized 1:3-1:4 of the second stage, thus greatly simplifying the input matching network design.



Fig. 3. Simulated optimum load impedances at 25 GHz, 37.5 GHz and 50 GHz, along with associated saturated power and peak PAE from load-pull simulations.

The fundamental load impedance of the device chosen is \sim 14 Ω . In order to achieve the required power match to the 50 Ω load, the device's output impedance was gradually stepped to the load impedance using a hybrid-distributed/lumped multi-section approach. Fig. 4 includes a schematic of the PA reported in this work.



Fig. 4. Schematic of the fabricated power amplifier.

In addition, the HBT wiring environment is ideally suited for common emitter HBT topologies with negligible unwanted emitter degeneration, since it is possible to choose the ground plane on the metal level (M1) that directly connects to the device's emitter along its full length. Using this scheme, it is then possible to design the RF signal routing on a metal layer (M4) that is 5 μ m apart from the ground plane, both separated by BCB dielectric. Thus, we note that, since the signal to ground plane distance is 5 μ m, it is then feasible to meander transmission lines in a very compact manner, since it can be verified through E-M simulations that only a spacing of about 5-10 μ m is required to avoid unwanted coupling between adjacent sections of matching network transmission lines.

III. MEASUREMENT RESULTS

C. Small Signal Measurements

The amplifier small signal response was measured on wafer, upon performing LRRM calibration to the probe tip using an impedance standard substrate. The two-port measurement was performed using a Keysight PNA-X N5242. The PA small signal response is included in Fig. 5 below, where it can be seen that the PA exhibits a little over an octave of 3 dB bandwidth. Reasonably good agreement between the simulated parameters and the measurement can be seen from Fig. 5.



Fig. 5. PA small signal response at V_{CC} = 2.8 V, V_{BB} =2.33 V ($I_{C,Q}$ = 142 mA).

D. Power Measurement

The power performance was measured at 44 GHz, also onwafer. During the power measurement, the MMIC is on a full thickness InP substrate that has a thickness of 630 μ m. For the power measurement, a Keysight PNA-X N5242 analyzer was used along with a Quinstar pre-driver in order to saturate the PA. The waves reflected off the DUT input were measured, thus enabling the calculation of the power delivered to the DUT (Pin,del in Fig. 6 below). A saturated power of 185 mW was achieved with an associated PAE of 36%, which compares very favourably to prior art (Table 1).



Fig. 6. Measured power sweep at 44 GHz, at V_{CC} = 2.8 V and V_{BB} = 2.33 V ($I_{C,Q}$ = 142 mA), plotted alongside simulations (traces with empty symbols correspond to simulated performance).

IV. CONCLUSION

We have reported a very compact 25 - 50 GHz design using 250nm InP HBT devices. The reported PA delivers record RF power density per unit chip area (1 W/mm²) with high efficiency, highlighting the suitability of the InP HBT technology for compact, high efficiency designs for platforms where size is a critical factor.

	Comparison to Prior Art					
Ref.	Freq. (GHz)	Gain (dB)	P _{SAT} (dBm)	PAE (%)	Chip Size (µm ²)	Power/A _{chip} (Watts/mm ²)
[5]	41	8.9	21.6	25.1	500 x 600	0.48
[6]	42	7	21.8	25	1000 x 2000	0.076
[7]	43	20.8	16.6	24.2	280 x 570**	0.29
[8]	40.5	18	18	43	600 x 950	0.11
[9]	45	10.5	20.2	31.5	740 x 1700	0.083
This Work	44	12.4	22.67	38	276 x 672	1.0
**Does not include all pads						

Table 1. Comparison of the results obtained in this work to prior art.

ACKNOWLEDGMENT

This work was supported by Teledyne Scientific IRAD. The authors gratefully acknowledge Teledyne's Fabrication Operations team for the MMIC fabrication.

REFERENCES

- [1] S. N. Ali, P. Agarwal, J. Baylon, S. Gopal, L. Renaud and D. Heo, "A 28GHz 41%-PAE linear CMOS power amplifier using a transformerbased AM-PM distortion-correction technique for 5G phased arrays," 2018 IEEE International Solid - State Circuits Conference -(ISSCC), San Francisco, CA, USA, 2018, pp. 406-408.
- [2] T. W. Li, M. Y. Huang and H. Wang, "A continuous-mode harmonically tuned 19-to-29.5GHz ultra-linear PA supporting 18Gb/s at 18.4% modulation PAE and 43.5% peak PAE," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2018, pp. 410-412.
- [3] P. Song et al., "A Class-E Tuned W-Band SiGe Power Amplifier With 40.4% Power-Added Efficiency at 93 GHz," in *IEEE Microwave and Wireless Components Letters*, vol. 25, no. 10, pp. 663-665, Oct. 2015.
- [4] M. Micovic et al., "High frequency GaN HEMTs for RF MMIC applications," 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2016, pp. 3.3.1.
- [5] H. Dabag, B. Hanafi, F. Golcuk, A. Agah, J. F. Buckwalter and P. M. Asbeck, "Analysis and Design of Stacked-FET Millimeter-Wave Power Amplifiers," in IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 4, pp. 1543-1556, April 2013.
- [6] J. Tsai and T. Huang, "A 38-46 GHz MMIC Doherty Power Amplifier Using Post-Distortion Linearization," in IEEE Microwave and Wireless Components Letters, vol. 17, no. 5, pp. 388-390, May 2007.
- [7] M. Vigilante and P. Reynaert, "A 29-to-57GHz AM-PM compensated class-AB power amplifier for 5G phased arrays in 0.9V 28nm bulk CMOS," 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Honolulu, HI, 2017, pp. 116-119.
 [8] S. Y. Mortazavi and K. Koh, "A 43% PAE inverse Class-F power
- [8] S. Y. Mortazavi and K. Koh, "A 43% PAE inverse Class-F power amplifier at 39–42 GHz with a λ/4-transformer based harmonic filter in 0.13-μm SiGe BiCMOS," 2016 IEEE MTT-S International Microwave Symposium (IMS), San Francisco, CA, 2016, pp. 1-4.
- [9] K. Datta and H. Hashemi, "Performance Limits, Design and Implementation of mm-Wave SiGe HBT Class-E and Stacked Class-E Power Amplifiers," in IEEE Journal of Solid-State Circuits, vol. 49, no. 10, pp. 2150-2171, Oct. 2014.
- [10] Jeng-Han Tsai, Yi-Lin Lee, Tian-Wei Huang, Cheng-Ming Yu and John G.J.Chern "A 90-nm CMOS broadband and miniature Q-band balanced medium power amplifier," 2007 IEEE MTT-S Int. Microwave Symp. Dig, pp. 1129–1132, Jun. 2007.

- [11] Q. Zhang, J. Wen, L. Wang, G. Su and L. Sun, "A 24 to 52 GHz broadband power amplifier in 65 nm CMOS technology," 2017 IEEE 17th International Conference on Communication Technology (ICCT), Chengdu, 2017, pp. 1782-1785.
- [12] H. Park, S. Daneshgar, Z. Griffith, M. Urteaga, B. Kim, and M. Rodwell, "Millimeter-Wave Series Power Combining Using SubQuarter-Wavelength Baluns," IEEE Journal of Solid-State Circuits, vol. 49, no. 10, pp. 2089-2102, Oct., 2014.
- [13] Z. Griffith, M. Urteaga, P. Rowell and R. Pierson, "71–95 GHz (23–40% PAE) and 96–120 GHz (19–22% PAE) high efficiency 100–130 mW power amplifiers in InP HBT," 2016 IEEE MTT-S International Microwave Symposium (IMS), San Francisco, CA, 2016, pp. 1-4.
- [14] R. Maurer, S. Kim, M. Urteaga and M. J. W. Rodwell, "Ultra-Wideband mm-Wave InP Power Amplifiers in 130 nm InP HBT Technology," 2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Austin, TX, 2016, pp. 1-4.
- [15] M. Urteaga et al., "InP HBT Integrated Circuit Technology for Terahertz Frequencies," 2010 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Monterey, CA, 2010, pp. 1-4.