IC Fabrication Technology
for Highly Scaled THz DHBTs

A Dissertation submitted in partial satisfaction
of the requirements for the degree

Doctor of Philosophy
in
Electrical and Computer Engineering

by

Johann Christian Rode

Committee in Charge:
Professor Mark J. W. Rodwell, Chair
Professor Umesh K. Mishra
Professor Christopher Palmstrøm
Professor Robert York
Doctor Miguel Urteaga

March 2015
The Dissertation of Johann Christian Rode is approved.

________________________________________
Professor Umesh K. Mishra

________________________________________
Professor Christopher Palmstrøm

________________________________________
Professor Robert York

________________________________________
Doctor Miguel Urteaga

________________________________________
Professor Mark J. W. Rodwell, Committee Chair

March 2015
IC Fabrication Technology

for Highly Scaled THz DHBTs

Copyright © 2015

by

Johann Christian Rode
Abstract

IC Fabrication Technology

for Highly Scaled THz DHBTs

by

Johann Christian Rode

This work examines the efforts pursued to extend the bandwidth of InP-based DHBTs above 1 THz. Epitaxial and lithographic scaling of key device dimensions and reduction of contact resistances have enabled increased RF bandwidths by reduction of RC and transit delays. A new process for forming base electrodes and base/collector mesas has been developed that exploits superior resolution (10 nm and alignment (sub-30 nm) of electron beam lithography for highly scaled devices. A novel dual-deposition base metalization technique enables fabrication of low resistivity contacts (4 Ω µm²) to ultra-thin base layers (20 nm). The composite metal stack exploits an ultra-thin layer of platinum that controllably reacts with base, yielding low contact resistivity, as well as a thick refractory diffusion barrier which permits stable operation at high current densities and elevated temperatures. Reduction in emitter-base surface leakage and subsequent increase of current gain was achieved by passivating emitter-base semiconductor surfaces with conformally grown ALD Al₂O₃. External parasitics that limit RF bandwidth of scaled transistors have been identified and significantly reduced, among which are high sheet resistance of base electrodes,
excess undercut of emitter stripes and non-scaled base posts. At 100 nm collector thickness, the breakdown voltage of the transistor $BV_{CEO}$ has been increased to more than 4.1 V by passivating base/collector surfaces.

With these technology improvements, transistors with $f_\tau$ of 480 GHz and $f_{\text{max}}$ in excess of 1 THz have been demonstrated at 200 nm emitter width and 80 nm single-sided base contact width. Transistors at the same emitter width, but 30 nm base contact width exhibit $f_\tau$ of 550 GHz and $f_{\text{max}}$ of 850 GHz. We suspect higher RF bandwidth on smaller footprint devices, but unable to obtain measurements due to limitations of calibration structures.
Curriculum Vitæ
Johann Christian Rode

Personal
Aug. 1982 Born in Paderborn, Germany.

Education
2014 Ph.D. in Electrical and Computer Engineering, University of California, Santa Barbara.
2009 Diplom in Electrical Engineering (with distinction), Universität Karlsruhe, Germany.

Publications


Contents

Abstract iv

Curriculum Vitæ vi

List of Figures xi

List of Tables xvi

1 Introduction 1
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

2 InP Bipolar Transistor Design 6
  2.1 Principle of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 6
  2.2 Device Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
    2.2.1 Emitter Design . . . . . . . . . . . . . . . . . . . . . . . . . . 10
    2.2.2 Base Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
    2.2.3 Collector Design . . . . . . . . . . . . . . . . . . . . . . . . . 15
  2.3 TLM Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
  2.4 Equivalent Circuit Model . . . . . . . . . . . . . . . . . . . . . . . . 21
    2.4.1 Emitter Access Resistance $R_{ex}$ . . . . . . . . . . . . . . . . 22
    2.4.2 Base Access Resistance $R_{bb}$ . . . . . . . . . . . . . . . . . 24
    2.4.3 Collector Access Resistance $R_{cc}$ . . . . . . . . . . . . . . . 27
    2.4.4 Base-Collector Capacitance $C_{cb}$ . . . . . . . . . . . . . . . 29
    2.4.5 Base-Emitter Resistance $R_{be}$ . . . . . . . . . . . . . . . . 31
    2.4.6 Base-Collector Resistance $R_{cb}$ . . . . . . . . . . . . . . . 31
    2.4.7 Base-Emitter Capacitance $C_{be}$ . . . . . . . . . . . . . . . 32
  2.5 Figures of Merit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
  2.6 Distributed Circuit Model . . . . . . . . . . . . . . . . . . . . . . . . 40
  2.7 Scaling Laws . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3 InP HBT Fabrication Technology

3.1 Process Overview .................................................. 49
3.2 Emitter Process Improvements .................................... 53
  3.2.1 Emitter Shape .................................................. 53
  3.2.2 Chrome Hard Mask Removal .................................... 53
  3.2.3 Surface Preparation for Emitter Wet Etch ...................... 56
  3.2.4 Emitter End Undercut .......................................... 58
3.3 Base Process Improvements ........................................ 60
  3.3.1 Electron Beam Lithography Strategies ......................... 60
  3.3.2 Base Metal Formation by Electron Beam Lithography ........ 61
  3.3.3 Base Mesa Formation by Electron Beam Lithography .......... 66
  3.3.4 Dual-Deposition Base Metal Process .......................... 67
  3.3.5 Base Post Scaling ............................................. 71
3.4 Collector Process Improvements ................................... 71
3.5 Backend Improvements ............................................. 72
  3.5.1 Device Passivation ............................................ 72
  3.5.2 Low Temperature Nitride ....................................... 73
  3.5.3 Tapered Base Feed Line ....................................... 73
3.6 Scaled TLM Process ................................................ 74

References ................................................................. 78
5 Conclusions

5.1 Accomplishments ........................................ 121
5.2 Future Work ............................................. 124

References .................................................. 128
List of Figures

2.1 Band diagram of heterobipolar transistor under bias with valence band (VB) and conduction band (CB), showing bands with no (black) and Kirk (blue) current density in the collector. .............. 7
2.2 Angled scanning electron micrograph (SEM) of a fabricated heterojunction bipolar transistor prior to BCB planarization. ............... 8
2.3 Cross-sectional schematic of a triple-mesa HBT with metal (yellow), low bandgap semiconductor (red) and wide bandgap semiconductor (blue). Key dimensions labelled. ......................... 9
2.4 Transconductance calculated with Boltzmann (B) and Fermi-Dirac (FD) statistics at temperatures $T=300$ K and 400 K. ...................... 12
2.5 Non-pinched TLM structure with exposed base semiconductor surface. 19
2.6 Pinched TLM structure with gaps defined by emitter metal. .......... 20
2.7 Hybrid-$\pi$ model of a bipolar transistor. ......................... 22
2.8 Equivalent circuit overlayed to a cross-sectional illustration of the active transistor across the emitter. .............................. 33
2.9 Depletion depth of p-InGaAs as a function of doping concentration assuming Fermi level pinning 0.2 eV below the conduction band. .... 33
2.10 Sheet resistance of p-InGaAs semiconductor doped from (a) $9 \times 10^{19}$/cm$^3$ to $4 \times 10^{19}$/cm$^3$ and (b) $12 \times 10^{19}$/cm$^3$ to $8 \times 10^{19}$/cm$^3$ as a function of layer thickness. Solid: no surface depletion. Dotted: surface depleted. 34
2.11 Normalized collector resistance $R'_{cc} = R_{cc} L_e$ as a function of specific contact resistance $\rho_{c,contact}$ assuming $R_{sh} = 16 \Omega/\square$, $w_{cc} = 2 \mu$m, $w_{c,gap} = 750$ nm, $w_{mesa} = 260$ nm. .................. 34
2.12 Bipolar transistor with short-circuited output biased with base current source. ................................................................. 35
2.13 Circuit schematics for estimating charging time constant $\tau_{cb}$ due to voltage drops along the emitter stripe. ............................ 38
2.14 Numerical calculations of charging delay $\tau_{cb}$ as a function of emitter length $L_e$ for different base metal sheet resistance $R_{sh}$. A finite element model has been used that has been matched to a fabricated transistor. 39
2.15 Finite element circuit model along the length of the transistor.

2.16 Finite element circuit model along the width of the transistor T_{2D}.

3.1 HBT Process: Emitter metal and sidewall formation.

3.2 HBT Process: Base and collector electrode formation.

3.3 Transferred emitter pattern into chrome hard mask without (a) and with (b) rounding the edges of emitter stripes.

3.4 Failure modes of the chrome hard mask removal process: (a) chrome hard mask has collapsed onto emitter, (b) chrome hard mask has fallen onto the semiconductor, and damaged photoresist has contaminated the semiconductor surface.

3.5 Discoloration of surface around emitters after stripping of the planarization resist in the chrome hard mask removal process.

3.6 Contamination of the semiconductor surface around emitter features as a result of diluted NH_{4}OH surface treatment (a) immediately after the wet etch and (b) after a solvent clean (rinse in acetone, isopropyl alcohol, deionized water).

3.7 Emitter after oxidation/oxide removal cycles and InP wet etch showing uniform base surface without any signs of contamination.

3.8 Bottom-up view of the emitter with slow and fast etch facets.

3.9 Emitter end and base post undercut/scaling between (a) regular (a) and (b) improved process.

3.10 Cross-sectional SEM of exposed and developed UV6 resist coated with a thin layer of Au for enhanced contrast.

3.11 UV6 resist damaged by electron and x-ray radiation during electron beam evaporation. (a) Residues around lifted-off base electrode, (b) lift-off failure due to damaged resist sidewalls that failed to be removed in photoresist stripper.

3.12 Emitter with base electrode lifted off using PMGI/ZEP.

3.13 ZEP resist damaged by electron and x-ray radiation during electron beam evaporation. (a) Photograph of a sample immediately after evaporation showing resist blistering, (b) low magnification SEM of a sample after stripping blistered resist.

3.14 Cross-sectional SEM of a 100 nm wide line in maN2410.

3.15 Dual deposited base metallization process flow.

3.16 Base-collector capacitance at Kirk current density of devices with identical widths as a function of emitter length. The intercept gives an estimate for the capacitance of the base post \( C_{cb,post} \approx 2.2 \text{fF} \).

3.17 Metal 1 mask layout adjustments to reduce overlap capacitance between base feed line and subcollector: (a) before adjustment, (b) after.
3.18 Top-down and cross-sectional view of scaled TLM process for unpinched TLMs. Gap spacing \( w_{\text{gap}} \approx w_e \), contact pad width \( \approx w_{bc} \), pad dimensions perpendicular to gap \( L_e \).

3.19 Top-down SEM of fabricated unpinched TLMs: (a) low magnification image showing probe pads and dotted outline of (b) higher magnification image showing TLM gap region.

3.20 Scaled TLM process with TLM gaps defined by emitters.

4.1 Numerically calculated band structure of HBT56 for \( J_e = 0 \text{ mA/µm}^2 \) (black) and \( J_e = 24 \text{ mA/µm}^2 \) (blue), \( V_{be} = 1 \text{ V}, V_{bc} = 1 \text{ V}, V_{cb} = 0.7 \text{ V} \). A current spreading factor of \( J_e/J_c \approx 2 \) was assumed.

4.2 Common emitter I–V characteristics for a transistor with emitter junction area 180 nm x 2.7 µm for (a) low voltage and (b) high voltage operation.

4.3 Common-emitter breakdown measurement with floating base of a transistor with junction area 180 nm x 2.7 µm. \( BV_{CEO} \) 4.3 V has been extracted when the emitter current density is 10 kA/cm².

4.4 Gummel characteristics for an HBT with 180 nm x 2.7 µm emitter junction area.

4.5 Microwave gains for an HBT with 180 nm x 2.7 µm emitter junction area. Single pole fit yields \( f_T \) 401 GHz, \( f_{max} \) 901 GHz.

4.6 Variation of \( f_T \), \( f_{max} \) and \( C_{cb} \) with \( J_e \) at \( V_{ce} = 1.8 \text{ V} \) for an HBT with 180 nm x 2.7 µm emitter junction area and 310 nm base-collector mesa width.

4.7 (a) A hybrid-\( \pi \) equivalent circuit for the HBT at peak \( f_{max} \) performance. (b) Comparison of (solid line) measured S-parameters of Figure 4.5 and (x) simulated S-parameters from 0.5 to 67 GHz.

4.8 Cross-sectional TEMs of (a) the entire device, (b) magnified at the emitter-base region. Emitter junction width \( w_e = 240 \text{ nm} \), single-sided base metal width \( w_{bm} = 220 \text{ nm} \), single-sided base mesa undercut \( w_{bmu} = 125 \text{ nm} \), emitter-base contact spacing \( w_{Gap} \approx 12 \text{ nm} \).

4.9 Variation of base-collector capacitance \( C_{cb} \) versus emitter length \( L_e \) for different device geometries. Intersect \( C_{cb, \text{excess}} \approx 2 \text{ fF} \).

4.10 Variation of contact resistivity \( \rho_c \) to p-InGaAs at different doping levels for metals Mo, W, Ir and Pd [9]. The red line indicates the upper limit for 100 nm collector thickness HBT node \( \rho_c = 4 \Omega \text{ µm}^2 \).

4.11 Measured base TLM resistance as a function of gap spacing on sample HBT65D: 15 nm Ru contact to 18 nm p-InGaAs base with a doping grade from \( 14 \times 10^{19} - 9 \times 10^{19} / \text{cm}^3 \).

4.12 (a) Top-down and (b) 85° SEMs of a scaled TLM on sample 121217E fabricated without emitter processing.
4.13 Measured TLM resistance as a function of pad spacing for the sample 121217E. ......................................................... 97
4.14 SEM of pinched TLM structure on TLMv3D after deposition of TLM electrodes. .................................................. 98
4.15 Measured TLM resistance as a function of pad spacing for the sample TLMv3D. .................................................. 99
4.16 Measured TLM resistance as a function of pad spacing for the sample TLMv3C. .................................................. 99
4.17 Measured TLM resistance as a function of pad spacing for the sample TLMv3O. .................................................. 101
4.18 SEM of pinched TLM structure on TLMv3B at 80° after fabrication. ................................................................. 103
4.19 Measured TLM resistance as a function of pad spacing for the sample TLMv3B. .................................................. 103
4.20 Numerically calculated band structure of HBT64 for $J_e=0 \text{ mA/\mu m}^2$ (black) and $J_e=18 \text{ mA/\mu m}^2$ (blue), $V_{cb}=1 \text{ V}$, $V_{be}=1 \text{ V}$, $V_{cb}=0.7 \text{ V}$. A current spreading factor of $J_e/J_c \approx 1.5$ was assumed. ................................................................. 105
4.21 Top-down SEM of a fabricated transistor on sample HBT64J before planarization indicating rough surface in the field. ................................................................. 106
4.22 Accidental emitter-to-base shorts on metal 1 interconnect layer (a) before and (b) after dry etch. ................................................................. 106
4.23 Common-emitter characteristics of a transistor with junction area 200 nm x 2.9 \mu m. ......................................................... 108
4.24 Gummel characteristics for an HBT with 200 nm x 2.9 \mu m emitter junction area. ......................................................... 109
4.25 Common-emitter breakdown measurement with floating base of a transistor with junction area 200 nm x 1.9 \mu m. $BV_{ceo} 4.1 \text{ V}$ has been extracted when the emitter current density is $10 \text{ kA/cm}^2$. ......................................................... 109
4.26 Microwave gains for an HBT with 200 nm x 2.9 \mu m emitter junction area. (a) Double logarithmic plot, (b) linear plot of gain-frequency vs frequency. Single pole fit yields $f_\tau \approx 470 \text{ GHz}$, $f_{max} \approx 1070 \text{ GHz}$. ......................................................... 110
4.27 Variation of $f_\tau$, $f_{max}$ and $C_{cb}$ with $J_e$ at $V_{ce}=2.0 \text{ V}$ for an HBT with 200 nm x 2.9 \mu m emitter junction area and 390 nm base-collector mesa width. ......................................................... 110
4.28 Microwave gains for an HBT with 170 nm x 1.9 \mu m emitter junction area. (a) Double logarithmic plot with unilateral gain of device in figure 4.26 drawn for comparison, (b) linear plot of gain-frequency vs frequency. Single pole fit yields $f_\tau \approx 510 \text{ GHz}$. ......................................................... 112
4.29 (a) A hybrid-$\pi$ equivalent circuit for the HBT at peak $f_{max}$ performance. (b) Comparison of (solid line) measured S-parameters of Figure 4.26 and (x) simulated S-parameters from 0.5 to 67 GHz. ......................................................... 113
4.30 Microwave gains for an HBT with 220 nm x 2.9 µm emitter junction area. (a) Double logarithmic plot, (b) linear plot of gain-frequency vs frequency. Single pole fit yields $f_\tau$ 480 GHz, $f_{\text{max}}$ 910 GHz. 114

4.31 Composite TEMs of sample with base fabricated using lifted-off base contact technology (left, HBT64A) and dual-deposited base contact technology (right, HBT64J). 114

4.32 Cross-sectional TEM of (a) the complete HBT with 200 nm x 2.9 µm emitter junction area and (b) the emitter-base region of the same device on sample 64J. 115

4.33 Cross-sectional TEM of (a) the complete HBT with 150 nm x 2.9 µm emitter junction area and (b) higher-magnification cutaway of the emitter-base region marked with red dotted rectangle in (a) on sample 64C. 116
List of Tables

2.1 Approximate HBT scaling laws ........................................... 44
4.1 Epitaxial Structure Design of HBT56 .................................. 85
4.2 Epitaxial Structure Design of HBT64 .................................. 105
Chapter 1

Introduction

The demand for submm-wave radio systems [1], high data rate communication systems [2] and high performance signal processing systems [3,4] drives the development of high bandwidth transistors. Despite the cost advantage of highly integrated RF CMOS circuits in the matured Si technology, heterojunction bipolar transistors in Si/SiGe and InGaP/GaAs material systems remain the prime choice for commercial RF designs that require both high linearity, power-added efficiency and breakdown simultaneously while delivering high output power.

Heterojunction bipolar transistors in the InGaAs/InP material system exhibit highest RF bandwidth at a given lithographic feature size: the low effective carrier mass in InGaAs enables fast diffusive transport through the base (InGaAs: 0.045 \( m_0 \), GaAs: 0.067 \( m_0 \), SiGe: 0.12 \( m_0 \)). Electrons transition the InP collector in excess of their Fermi velocity. The advantageous band alignment between the InP emitter
and InGaAs base allows for high base doping $>1 \times 10^{20}/\text{cm}^2$ for low base contact resistance while retaining high emitter injection efficiency. The dielectric strength of the InP collector enables in high breakdown voltage.

In this work, InP HBTs with triple-mesa structure are discussed: fabrication begins with epitaxial growth of collector, base and emitter semiconductor by a commercial vendor. Tall emitter contacts are deposited and electrically isolated in a SiN$_x$ sidewall process. The pattern defined by the emitter metallization is transferred into the semiconductor by means of selective wet etches. The base metallization is deposited around the emitters in a self-aligned process. The base/collector semiconductor mesa is patterned with selective wet etches, and another metal contact is formed on the subcollector. Finally, posts are deposited, the devices are isolated and planarized in a low-$\kappa$ dielectric. Co-planer-like waveguide structures are finally fabricated that enable RF measurements of HBT devices.

The RF performance of mesa HBTs is increased by means of scaling [5]: transit delays are lowered by thinning epitaxial base and collector layers, $f_r^{-1} \approx \tau_c + \tau_b + RC$. Concurrently, $RC$ charging delays are reduced by lithographically narrowing emitter and base/collector widths while maintaining constant parasitic resistances $R_{ex}$, $R_{bb}$, device current $I_c$ and transconductance $g_m$. Successful scaling requires lithographic resolution for both emitter and base to be less than a quarter of the smallest emitter width, while base-to-emitter alignment must be better than a third of an emitter width in order to simultaneously obtain low base access resistance $R_{bb}$ and
base-collector capacitance $C_{cb}$, i.e. best RF performance. Further scaling challenges arise from fabricating ohmic contacts with lowest contact resistivities to emitter and base. The emitter and base metallization must sustain high device current densities at elevated junction temperatures without degrading by either electromigration or thermal decomposition.

Chapter 2 briefly introduces basic design considerations, figures of merit and scaling laws for triple mesa HBTs. With shrinking base contact resistivity, high sheet resistivity of base electrodes $R_{sh,base}$ will cause voltage drops along the length of the emitter, degrading $f_{max}$ bandwidth: a simple calculation is presented that estimates this effect as a function of $R_{sh,base}$ and emitter length $L_e$. In chapter 3, the fabrication process and improvements that have enhanced device performance and yield are discussed. The formation of base electrodes and base/collector mesas has been transitioned from i-line projection to electron beam lithography, yielding better than 30 nm base-to-emitter alignment at 10 nm resolution. In an effort to improve base contact resistivity, a dual-deposition base metalization process is presented that has lithographic processes removed from the formation of base contacts in order to retain pristine semiconductor surfaces. The metal composition of the base electrodes has been modified to simultaneously yield thermally stable low resistivity contacts while reducing the sheet resistivity of the base electrodes for increased $f_{max}$ bandwidth. As part of the dual-deposition process, base/emitter semiconductor surfaces are passivated with $\text{Al}_2\text{O}_3$ for increased current gain and reduced base access resistance. In
identifying further limitations to the fabrication process of highly-scaled devices, additional key improvements have been made to increase device performance, among which are scaled base posts, reduced emitter end undercut and base/collector passivation with SiN$_x$. A process for fabricating scaled TLM is introduced as means to quickly evaluate base contact resistivity. Chapter 4 discusses results of HBT fabrication campaigns and scaled TLMs. Simultaneous $f_\tau$ and $f_{\text{max}}$ of 0.48 THz and 1.07 THz have been achieved: smaller footprint devices with higher RF bandwidth $f_\tau$ 0.51 THz have been fabricated, but we are unable to accurately determine $f_{\text{max}}$ bandwidth due to inadequacies in the calibration methods and structures.
References


Chapter 2

InP Bipolar Transistor Design

In this chapter, the principle of operation of triple-mesa HBTs, essential device parameters and trade-offs between different design goals are presented.

2.1 Principle of Operation

An npn heterobipolar transistor structure is fabricated by epitaxially growing a wide bandgap n- collector, a narrow bandgap p+++ base and a wide bandgap n+ emitter in sequence. Ohmic contacts to emitter, base, and collector are formed. A band diagram of such structure under bias is shown in figure 2.1.

In forward-active operation mode, the base-collector diode is reverse-biased while the base-emitter diode is forward-biased. Electrons are swept vertically from the emitter into the base which is thinner than their diffusion length. Most electrons diffuse through the base with only a small fraction recombining with holes. The elec-
Figure 2.1: Band diagram of heterobipolar transistor under bias with valence band (VB) and conduction band (CB), showing bands with no (black) and Kirk (blue) current density in the collector.

Electrons are then swept across the collector by the high-electric field of the reverse-biased junction. The electron concentration at the metallurgical base-emitter interface and subsequently the collector current can be modified by changing the (input) potential across the base-emitter diode: the collector current is approximately independent to changes of the base-collector potential (output), achieving transistor behaviour.

Holes are confined to the base by the heterointerfaces: potential barriers in the valence band and differences in effective mass restrict holes from flowing to either emitter or collector, thereby suppressing parasitic hole currents.
2.2 Device Topology

At UCSB, triple-mesa HBTs in the InP/InGaAs material system are researched. Emitter contacts are formed on a highly doped, low bandgap emitter cap InGaAs layer. The emitter is isolated, and base electrodes are deposited around the emitter in a self-aligned process: close spacing of base electrodes to active regions of the device \( \approx 15\) nm reduces gap resistance terms, thereby minimizing critical base access resistance. Base/collector mesas are formed in selective wet etches. The collector is contacted with a highly doped, thick and thus conductive subcollector. Although the subcollector has similar gap resistance terms associated to it, the conductivity of this layer is high enough to be mostly irrelevant for RF performance. A non self-aligned horseshoe-shaped contact to the subcollector is therefore formed. Devices are isolated in the third mesa etch. Figure 2.2 shows a scanning electron micrograph of a fabricated triple mesa HBT prior to planarization in a low \( \kappa \) dielectric (benzocyclobutene, BCB).

While current flowing across emitter contacts is swept vertically into the device,
current through planar base and subcollector contacts changes direction from vertical flow at the metal-semiconductor interface to horizontal flow into the device, imposing limitations on minimum access resistance that can be attained by enlarging metal contacts [1]. Key device dimensions are illustrated in figure 2.3: the emitter contact width $w_{ec}$, the emitter junction width $w_e$, the overlap of the base metal with the base semiconductor $w_{bc}$, the gap between base metal and active device $w_{b,gap}$, the total width of the base/collector mesa $w_{b,mesa}$, and the single-sided undercut of the base
mesa $w_{b,\text{undercut}}$, the gap between base-collector mesa and collector contact $w_{b,\text{undercut}} + w_{c,\text{gap}}$, and the extent of the collector metal $w_{cc}$.

### 2.2.1 Emitter Design

Crucial for high $f_\tau$ bandwidth is low emitter access resistivity. The emitter is therefore capped with a highly doped layer of low bandgap material to enable low resistivity ohmic contacts [2]. The InP emitter layers below contain a thin n+ region which clamps the extent of the space charge region, followed the n- space charge region itself.

Among processing considerations, the extent of the depletion zone $t_e$ should be chosen to find the optimum between low emitter-base junction capacitance $C_{je} \propto \frac{1}{t_e}$ as well as low space charge zone resistance that adds to emitter access resistance:

$$\rho_{sc} = \frac{1}{q} \int_{t_e}^{1} \frac{1}{\mu_n(z) n(z)} \, dz \quad (2.1)$$

with the elementary charge $q$, the electron mobility $\mu_n$ and local charge density $n(z)$.

The doping of of the space charge region $n_{de}$ should be high enough to support operation at and above Kirk current density $J_{e,Kirk} \approx 2J_{c,Kirk}$ at which optimum transport is achieved in the collector. If the doping of the depletion zone has been chosen too low, injected carriers can screen the electric field in the space charge region so the injection point for the emitter-to-base electron current is moved away from the heterointerface: for any additional change in $\partial V_{be}$, the change in base current $\partial I_b$
and subsequently collector current $\partial I_c$ is no longer determined by energy difference $E_F - E_c$ at the heterointerface, but by maximum height of the barrier (see Fig. abc). Transconductance $g_m = \partial I_c/\partial V_{be}$ and subsequently RF bandwidth is compromised in this operating regime.

At high current densities, Boltzmann carrier statistics remain no longer valid: degenerate Fermi-Dirac carrier statistics must be used to calculate current transport. Assuming specular conduction across the heterointerface (no reflection), it can be shown that the current density is [3]

$$J_{e,\text{Fermi–Dirac}} = \frac{q m^*}{2\pi^2 \hbar^3} (k_B T)^2 \int_0^\infty \frac{x}{1 + \exp(x - \eta_f)} \, dx, \quad (2.2)$$

with the effective electron mass $m^*$, the reduced Planck constant $\hbar = h/2\pi$, the Boltzmann constant $k_B$, the junction temperature $T$, and normalized Fermi energy $\eta_f = E_f/k_B T$.

In the regime where Boltzmann statistics are valid, the emitter current density is

$$J_{e,\text{Boltzmann}} = \frac{q m^*}{2\pi^2 \hbar^3} (k_B T)^2 \exp(\eta_f) \quad (2.3)$$

A closed-form approximation for the transconductance normalized to emitter area
Figure 2.4: Transconductance calculated with Boltzmann (B) and Fermi-Dirac (FD) statistics at temperatures $T=300$ K and $400$ K.

as a function of relative Fermi level can be found [4]:

$$g_m = \frac{\partial I_c/A_e}{\partial V_{be}} \approx \frac{\partial J_e}{\partial V_{be}} = \frac{q m^*}{2\pi^2 \hbar^3} (k_B T) \ln \left[ 1 + \exp \left( \frac{E_f - E_c}{k_B T} \right) \right]$$

(2.4)

with the collector current $I_c$.

Figure 2.4 shows a plot of the transconductance as a function of emitter current density calculated from Boltzmann and Fermi-Dirac statistics at different junction temperatures. Transduction can be improved at a given current density by using a material with higher effective density of states, i.e. higher effective mass $m^*$.

The transconductance of abrupt heterointerfaces is deteriorated by tunneling: a significant portion of electrons in the space charge region can tunnel through the triangular potential barrier and contribute to leakage current. This is reflected by
high collector ideality $\eta_c > 1$ in Gummel characteristics and reduced charging time
$$(C_{je} + C_{cb})/g_m.$$ 

Quantum reflection of carriers at the heterojunction, barrier modulation effects and quasi-Fermi level drops diminish transconductance further at high current densities [5].

Elevated operating temperatures and high current densities necessitate thermally stable metal contacts that are impervious to electromigration. In the UCSB fabrication technology, an emitter metalization process for a composite refractory Mo/W/TiW metal stack has been established that is stable to current densities up to 60 mA/µm² and can deliver a total access resistance to the emitter of less than 3 Ωµm².

2.2.2 Base Design

The power gain cutoff frequency $f_{max}$ is very sensitive to the resistivity of the ohmic contact between base electrode and semiconductor. Previous experiments have shown that high base doping $n_a$ is crucial for producing a low ohmic contact [6, 7]. High doping, however, decreases current gain $\beta = \tau_n/\tau_b$ (electron/hole carrier lifetime $\tau_n/\tau_b$) mainly due to Auger recombination $\tau_n \propto n_{a,\text{effective}}^{-2}$. Simultaneous reduction of base thickness $t_b$ is therefore required to maintain current gain when base doping is increased.

The base transit time and, by extension, current gain bandwidth $f_\tau$ can be enhanced by a quasi-electric field: the slope of the semiconductor energy bands is ad-
justed to improve electron transport by either grading the doping concentration or by varying the composition of the base semiconductor alloy throughout the base. While compositional grading decouples the quasi-electric field from the doping concentration, it introduces additional challenge of lattice-matching base semiconductor layers and has been therefore not used in this work.

The enhanced base transit time can be written as [8]

$$\tau_b = t_b^2 \frac{k_B T}{D_n \Delta E_C} [1 - \frac{k_B T}{\Delta E_C} (1 - \exp(-\frac{\Delta E_C}{kT}))] + t_b \frac{k_B T}{v_{\text{exit}} \Delta E_C} (1 - \exp(-\frac{\Delta E_C}{kT})), \quad (2.5)$$

with the conduction band slope $\Delta E_C$, electron diffusivity $D_n$ and exit velocity of minority carriers into the collector $v_{\text{exit}}$.

High doping concentrations in the base cause contraction of the bandgap [9] and subsequently modifications to the the conduction band slope. For accurate prediction of the base transit time, it must be therefore taken into account. High doping concentration also changes the lattice constant slightly: the In:Ga ratio is therefore adjusted during growth to ensure lattice match to InP.

In addition to improving base transit time, the quasi-electric field also drives electrons away from the base surface, thereby reducing base-emitter surface leakage and increasing current gain.
2.2.3 Collector Design

Low collector transit time is essential for attaining high $f_T$: careful considerations must be therefore taken for designing the collector.

In epitaxial design of wafers presented in this work, the collector is comprised of a setback region, a superlattice grade, a pulse doping and a drift collector region. The superlattice chirped between InGaAs and InAlAs provides a smooth grading to the bands from the InGaAs base to the InP drift collector. The setback layer provides carriers with sufficient energy to traverse the grade. The pulse doping layer forms a dipole to restore fields across the graded region.

Optimum transport is attained at Kirk threshold current density: the charges comprising the collector current screen out the collector doping such that the electric field at the base side of the collector is zero. This current can be written as

$$J_{c,Kirk} = \frac{2\varepsilon\varepsilon_0 v_{eff}}{t_c^2} (\varphi_{bi} + V_{cb}) + qn_c v_{eff} \tag{2.6}$$

with the effective carrier velocity in the collector $v_{eff}$, the collector thickness $t_c$, the built-in potential $\varphi_{bi}$ and the collector doping concentration $n_c$.

The collector should be fully depleted when no current is flowing, i.e. $V_{cb} = 0$: this limits the maximum doping concentration to

$$n_{c,\text{max}} = \frac{2\varepsilon\varepsilon_0\varphi_{bi}}{qt_c^2} \tag{2.7}$$
For $n_c = n_{c,\text{max}}$, equation 2.6 can be rewritten as

$$J_{c,\text{Kirk}} = \frac{4\varepsilon\varepsilon_0 v_{\text{eff}}^2}{t_c^2} (\varphi_{\text{bi}} + V_{cb})$$ \hspace{1cm} (2.8)$$

Further limitation on the maximum doping concentration and subsequently the Kirk current density arises from the pulse doping layer [10].

In the Kirk regime, electrons sweep through the first part of the collector in near flatband conditions without scattering. The effective carrier velocity as defined by the charge control model

$$\tau_c \equiv \frac{\tau_{\text{eff}}}{t_c}$$ \hspace{1cm} (2.9)$$
can exceed $3 \times 10^7 \text{ cm/s}$ in 100 nm thick InGaAs/InP collectors.

However, transport is severely degraded if only a small portion of electrons accumulates enough energy to scatter from $\Gamma$ into $L$ valleys ($\approx 0.6 \text{ eV } \Gamma-L$ separation for InP) [11].

The subcollector has a thin layer of n++ InGaAs to yield low resistivity ohmic contacts to the collector electrodes. A certain thickness of this layer is desirable to reduce sensitivity to contaminants that have accumulated on the sample surface from prior processing and overetching of the base/collector mesa. However, the heat conductivity of InGaAs is an order of magnitude worse than InP: a layer too thick would therefore thermally isolate the ambient substrate from the collector in which
most of the heat is generated during device operating, causing degradation of carrier transport and early device failure.

### 2.3 TLM Structures

Transfer length method (TLM) structures enable the extraction of the contact resistivity between metal electrodes and semiconductor [1]. A set of metal pads with varying spacing \{ \text{\(w_{\text{gap},1}, w_{\text{gap},2}, \ldots\)} \} is deposited onto the semiconductor surface. After fabrication, the resistance between pads \(R(w_{\text{gap}})\) is measured using four-terminal sensing at current densities which HBTs are operated at. From the set of measured resistances, the contact resistivity of the metal-semiconductor interface and the sheet resistance of the semiconductor in the gap can be extracted.

The resistance \(R\) of metal-semiconductor-metal structures as a function of gap spacing \(w_{\text{gap}}\) is:

\[
R(w_{\text{gap}}) = 2R_c + R_{sh}\frac{w_{\text{gap}}}{L_{\text{pad}}},
\]

(2.10)

with the contact resistance \(R_c\), the dimension of the pad \(L_{\text{pad}}\) transversal to the current flow and the sheet resistance of the semiconductor between the pads \(R_{sh}\).

A 2D model has been developed that describes the potential distribution underneath the metal contacts and subsequently the total contact resistance \(R_c\) [12]. The similarity of the partial differential equations to those of transmission lines gave rise to the term *transmission line model*, also abbreviated as TLM. The contact resistance
can be written as

\[ R_c = \sqrt{\frac{R_{sh} \rho_c}{2 L_{pad}} \coth \left( \frac{w_{pad}}{L_t} \right)} \]  

(2.11)

with the sheet resistance of the semiconductor underneath the contact \( R_{sh} \), the specific contact resistance \( \rho_c \), the dimension of the pad transverse to the gap \( L_{pad} \) and the contact width \( w_{pad} \). Within a transfer length

\[ L_t = \sqrt{\frac{\rho_c}{R_{sh}}} \]  

(2.12)

the voltage has dropped to \( 1/e \) (\( \approx 36.7\% \)), and most of the current is passed through this section.

Three special cases are of interest:

- \( w_{pad} > 3 L_t \). The contact width is much larger than the transfer length. Equation 2.11 reduces to \((\lim_{x \to +\infty} \coth (x) = 1)\)

\[ R_c = \frac{\sqrt{R_{sh} \rho_c}}{L_{pad}} = \frac{\rho_c}{L_t L_{pad}} \]  

(2.13)

The contact resistance is independent of contact pad width \( w_{gap} \); an increase of contact pad width \( w_{gap} \) will therefore not reduce the contact resistance.

- \( w_{bc} < L_t \). The contact width is much smaller than the transfer length. The contact resistance becomes area-limited, similar to metal-semiconductor contacts with current flow perpendicular to the interface. Equation 2.11 reduces
Figure 2.5: Non-pinched TLM structure with exposed base semiconductor surface.

\[
R_c = \frac{\rho_c}{L_{\text{pad}} w_{\text{pad}}}
\]  

(2.14)

- \( w_{bc} \approx L_t \). The contact resistance can be approximated with the first two terms of the Laurent series: \( \coth(x) \approx 1/x + x/3 \) for \( |x| \approx 1 \). The values of two equivalent resistors \( R_{c1} + R_{c2} = R_c \) are thus

\[
R_{c1} = \frac{\rho_c}{L_{\text{pad}} w_{\text{pad}}} , \quad R_{c2} = \frac{R_{sh} w_{\text{pad}}}{3 L_{\text{pad}}}
\]  

(2.15)

In the HBT process, two types of TLM structures are fabricated alongside transistors to monitor base contact resistivity: non-pinched (Figure 2.5) and pinched (Figure 2.6). Non-pinched TLM structures have gaps defined in resist, i.e. the semiconductor surface within the gap is exposed: the surface is depleted and can suffer from process damage (e.g. oxidation in thermal processes) that can create surface states. The sheet resistance \( R_{sh,\text{non-pinched}} \) extracted from measurements of non-pinched TLM
Figure 2.6: Pinched TLM structure with gaps defined by emitter metal. The gap of pinched TLMs is defined by emitter stripes: the base semiconductor remains encapsulated and has a sheet resistance $R_{sh,\text{pinched}}$ similar to the sheet resistance underneath the metal contacts. The measured resistance is

$$R_{\text{pinched}}(w_{\text{gap}}) = 2(R_c + R_{b,\text{undercut}}) + R_{sh,\text{pinched}} \frac{w_{\text{gap}}}{L_{\text{pad}}}.$$  

The additional resistance $R_{b,\text{undercut}} = R_{sh,\text{non-pinched}} \frac{w_{\text{undercut}}}{L_{\text{pad}}}$ arises due to the gap between TLM electrodes and emitter semiconductor, i.e. the emitter semiconductor undercut and sidewall thickness.

With the contact width $w_{\text{gap}}$ much larger than the transfer length, the contact
resistance becomes (cf. equation 2.13)

\[ R_c = \frac{\rho_c}{L_t L_{\text{pad}}} = \frac{\sqrt{R_{\text{sh, pinched}}} \rho_{c, \text{base}}}{L_{\text{pad}}} \]  

(2.18)

The contact resistivity \( \rho_c \) can be therefore extracted with slope of equation 2.17 and the intersect of equation 2.16:

\[ \rho_c = \frac{R_c^2 L_{\text{pad}}^2}{R_{\text{sh, pinched}}} \]  

(2.19)

The measurements assume uniform contact resistivity across the area onto which the TLM pads are deposited. Further errors arise from uncertainty in the determination of gap spacing by SEM, non-uniform pad edges as a result of a lift-off process and parasitic currents at pad corners that have been inadvertently rounded due to lithographic processes.

### 2.4 Equivalent Circuit Model

An equivalent hybrid-\( \pi \) model of a bipolar transistor is shown in figure 2.7. The model is a first order approximation of the equivalent Tee circuit and has been simplified by omitting \( RC \) networks corresponding to distributed capacitances and resistances spread across the device, but it accurately represents the physical device in the small signal regime and can be used to quantify essential key device parameters. At
its core, a voltage controlled current source models the current gain of the transistor. The remaining parameters account for various physical effects and will be described in detail.

2.4.1 Emitter Access Resistance $R_{ex}$

The emitter access resistance represents the resistance that an electron encounters while traversing from the top of the emitter metallization up to the metallurgical emitter-base junction. It includes the emitter metal resistance

$$R_{em,metal} = R_{sh,em,metal} \cdot \frac{T_{em,metal}^2}{A_{ec}}, \quad (2.20)$$
with the emitter contact area $A_{ec} = L_e w_{ec}$, the emitter length $L_e$, and the emitter metal thickness $T_{em,metal}$. An additional constituent is the emitter contact resistance

$$R_{con,em} = \frac{\rho_{em}}{A_{ec}}$$  \hspace{1cm} (2.21)

with $\rho_{em}$ the specific contact resistance between emitter metallization and semiconductor. The resistance of emitter space charge region of thickness $t_{dep}$ adds a term [13]

$$R_{sc,em} = \frac{1}{q} \cdot \frac{\partial \Delta E_{fn}}{\partial I_e},$$  \hspace{1cm} (2.22)

with the emitter current $I_e$ and the drop of the electron quasi-Fermi level

$$\Delta E_{fn} = \int_{t_{dep}} J_e \frac{J_e}{\mu_n(z) n(z)} dz,$$  \hspace{1cm} (2.23)

with the emitter current density $J_e = I_e/A_e$, the emitter area $A_e = L_e w_e$. The total emitter access resistance is the sum

$$R_{ex} = R_{em,metal} + R_{con,em} + R_{sc,em}.$$  \hspace{1cm} (2.24)

Normalizing the emitter access resistance to the device area gives a device-independent figure that allows quantitative comparison of emitter access technologies:

$$\rho_{ex,xs} = R_{ex} \cdot A_{ec}.$$  \hspace{1cm} (2.25)
A typical value for the upper limit of the sheet resistance of the emitter metallization in the UCSB process is $0.6 \, \Omega/\square$. For a transistor with $T_{em,\text{metal}} = 500 \, \text{nm}$, the contribution from the normalized finite resistance of the emitter metal ranges below $0.2 \, \Omega \, \mu\text{m}^2$. For a well designed emitter, the normalized resistance of the emitter space charge region is below $0.1 \, \Omega \, \mu\text{m}^2$ [13]. The bulk of the emitter access resistance can therefore be attributed to the contact resistance which is $\approx 3 \, \Omega \, \mu\text{m}^2$ or less for the transistors discussed in this work.

2.4.2 Base Access Resistance $R_{bb}$

Current from the base metal that surrounds both sides of the emitter enters the semiconductor vertically and then traverses horizontally to the active part of the device, encountering the sheet resistance of the metal, the specific contact resistance between metal and semiconductor and the sheet resistance of the semiconductor. The base access resistance consists thus out of multiple contributions (see Figure 2.8):

**Base Contact Resistance.** The base contact resistance can be expressed as

$$R_{b,\text{contact}} = \frac{R_{sh,\text{base}} \rho_{b,\text{contact}}}{2L_e} \coth \left( \frac{w_{bc}}{L_t} \right),$$

(2.26)

with the single-sided overlap of base electrode and semiconductor $w_{bc}$, the contact resistivity $\rho_{b,\text{contact}}$, the sheet resistance underneath the contact $R_{sh,\text{base}}$, the transfer length $L_t$ and emitter length $L_e$. 

24
For the devices presented in this work, a typical value for the sheet resistance of the base semiconductor layer is 750 \(\Omega/\square\), while the contact resistance is 4 \(\Omega\mu m^2\). The transfer length is hence 70 nm.

**Base Gap Resistance.** The gap resistance reflects the sheet resistance of the exposed semiconductor between base metallization and the active device area underneath the emitter:

\[ R_{b,\text{gap}} = R_{\text{sh, gap}} \frac{w_{b,\text{gap}}}{2 L_e}, \]  

(2.27)

with the sheet resistance of the exposed base semiconductor \(R_{\text{sh, gap}} \approx R_{\text{sh, unpinched}}\) (equation 2.16).

**Intrinsic Base Resistance.** The resistance of the base semiconductor underneath the emitter can be expressed as [14]

\[ R_{b,\text{intr}} = R_{\text{sh}} \frac{w_e}{12 L_e}. \]  

(2.28)

**Base Metal Resistance.** The resistance of the base metal contributes as

\[ R_{b,\text{met}} = R_{\text{sh, bmet}} \frac{w_{bc}}{6 L_e}, \]  

(2.29)

with the sheet resistance of base metal \(R_{\text{sh, bmet}}\).
The total base access resistance includes all contributions:

\[ R_{bb} = R_{b,\text{contact}} + R_{b,\text{gap}} + R_{b,\text{intr}} + R_{b,\text{met}} \]  \hspace{1cm} (2.30)

The sheet resistance of the base semiconductor can be obtained from TLM measurements (section 2.3) and verified numerically:

\[ R_{sh} = \left( q \int_0^{t_{\text{base}}} \mu_p(p) p(x) dx \right)^{-1} \]  \hspace{1cm} (2.31)

Fitting parameters for the doping dependent hole mobility \( \mu_p(p) \) of p-InGaAs with carbon doping concentration \( n_a \) have been obtained from hall measurements of previous growths:

\[ \mu_p(p) = 5448 \frac{\text{cm}^2}{\text{Vs}} - 107.3 \frac{\text{cm}^2}{\text{Vs}} \cdot \ln(n_a \cdot \text{cm}^3) \]  \hspace{1cm} (2.32)

The depletion depth of the exposed p-InGaAs base semiconductor can be calculated under the assumption that the Fermi level is pinned \( \Delta E_c \approx 0.2 \text{eV} \) below the conduction band edge [15]. The depletion potential is

\[ \varphi_{\text{dep}} = \frac{1}{q} \left[ (E_v - E_F) + E_g - \Delta E_c \right] , \]  \hspace{1cm} (2.33)

with Fermi level offset to the valence band \( E_v - E_F \), and the semiconductor band gap \( E_g \).
Assuming Schottky boundary conditions, the depletion depth is

\[
t_{\text{dep}} = \sqrt{\frac{2 \varepsilon_0 \varepsilon_{\text{InGaAs}} \varphi_{\text{dep}}}{p}},
\]

with the doping concentration \( p \), the vacuum permittivity \( \varepsilon_0 \), and the relative dielectric permittivity of InGaAs \( \varepsilon_{\text{InGaAs}} \).

For highly doped p-InGaAs \( p \approx 9 \times 10^{19} \text{ cm}^{-3} \), the Fermi level is \( \approx 0.14 \text{ eV} \) below the valence band, i.e. \( E_v - E_F \approx 0.14 \text{ eV} \). The depletion depth as a function of the initial doping is plotted in figure 2.9.

With the depletion depth, a lower boundary for the sheet resistance of exposed base semiconductor can be calculated:

\[
R_{\text{sh, gap}} = q \left( \int_{t_{\text{dep}}(p)}^{T_{\text{base}}} \mu_p(p(x))p(x)dx \right)^{-1}
\]

The resistivity calculated from above equation does not include surface damage due to subsequent processing: the sheet resistance extracted from unpinched TLM measurements is therefore higher.

### 2.4.3 Collector Access Resistance \( R_{cc} \)

Similar to the base access resistance, the collector access resistance is comprised of multiple contributions:
Collector Contact Resistance. The contact resistance between the collector metallization and the subcollector semiconductor can be expressed as:

\[
R_{c,\text{contact}} = R_{sh,c} \frac{\rho_{c,\text{contact}}}{2L_e} \coth \left( \frac{w_{cc}}{L_t} \right), \tag{2.36}
\]

with the specific contact resistance \(\rho_{c,\text{contact}}\), single-sided collector contact width \(w_{cc}\), sheet resistance of the subcollector semiconductor \(R_{sh,c}\), and the collector transfer length \(L_t = \sqrt{\rho_{c,\text{contact}}/R_{sh,c}}\). In the UCSB process, the contact is much wider than the transfer length \(W_{cc} > L_t\) \((R_{sh,c} \approx 16.5 \, \Omega/\square, \rho_{c,\text{contact}} \approx 10 \, \Omega \, \mu m^2, W_{cc} \approx 2 \, \mu m)\) so the expression can be simplified:

\[
R_{c,\text{contact}} = \frac{\rho_{c,\text{contact}}}{2 L_t L_e} \tag{2.37}
\]

Surface damage to the subcollector can be neglected for the calculation of the sheet resistance because it is sufficiently thick (300 nm).

Subcollector Resistance. The resistance of the subcollector semiconductor layer between collector metal contacts and base/collector mesa is

\[
R_{c,\text{gap}} = R_{sh,c} \frac{w_{c,\text{gap}}}{2 L_e}, \tag{2.38}
\]

with the gap between collector metallization and device mesa \(w_{c,\text{gap}}\).
### InP Bipolar Transistor Design

**Chapter 2**

**Intrinsic Resistance.** The resistance of the subcollector semiconductor underneath the base/collector mesa is

\[
R_{c,\text{intr}} = R_{sh,c} \frac{w_{\text{mesa}}}{12 L_e}. \tag{2.39}
\]

The collector access resistance is the sum:

\[
R_{cc} = R_{c,\text{contact}} + R_{c,\text{gap}} + R_{c,\text{intr}} \tag{2.40}
\]

Figure 2.11 plots the total collector access resistance normalized to emitter length as a function of contact resistance.

**2.4.4 Base-Collector Capacitance \(C_{cb}\)**

Multiple components contribute to the capacitance of the base-collector region \(C_{cb}\) (cf. Figure 2.8): the contribution from in the active device region is the sum of the capacitance underneath the base metallization \(C_{cb,\text{cont}}\), the capacitance in the gap between base metal and the active device part \(C_{cb,\text{gap}}\), the capacitance underneath the emitter \(C_{cb,\text{em}}\), and finally the fringing capacitance below and around the undercut base contact \(C_{cb,\text{xt}}\):
\[ C_{cb,cont} = 2\varepsilon_0 \varepsilon_{SC} \frac{w_{bc} L_e}{t_{coll}}, \quad C_{cb,gap} = 2\varepsilon_0 \varepsilon_{SC} \frac{w_{b,gap} L_e}{t_{coll}}, \quad (2.41) \]
\[ C_{cb,em} = \varepsilon_0 \varepsilon_{SC} \frac{w_{b,gap} L_e}{t_{coll}}, \quad C_{cb,xt} = 2\gamma_0 \varepsilon_0 \varepsilon_{BCB} \frac{w_{b,undercut} L_e}{t_{coll}}, \quad (2.42) \]

with \(1 < \gamma_0 < 1.5\) a factor accounting for the fringing fields, the dielectric permittivity \(\varepsilon_0\), the effective permittivity of the base/collector semiconductor \(\varepsilon_{SC}\) and the collector thickness \(t_{coll}\).

Additionally, the regions underneath the base post, between base post and emitter and at the emitter end (see Figure ??) add to \(C_{cb}\):

\[ C_{cb,post} = \varepsilon_0 \varepsilon_{SC} \frac{A_{BP}}{t_{coll}}, \quad C_{cb,xt} = \varepsilon_0 \varepsilon_{SC} \frac{w_{xs} L_{xs}}{t_{coll}}, \quad (2.43) \]
\[ C_{cb,xpost} = \gamma_0 \varepsilon_0 \varepsilon_{BCB} \left( \frac{L_{BP} - 2w_{b,undercut}}{t_{coll}} + w_{b,undercut}L_{BP} \right), \quad (2.44) \]

with \(1 < \gamma_1 < 1.5\) a factor accounting for the fringing fields, the area of the base post \(A_{BP}\), the width \(w_{xs}\) and length \(L_{xs}\) of the region between base post and the active device, the base post diameter \(d_{BP}\) and the base post undercut \(w_{undercut}\).

The total base-collector capacitance is therefore comprised out of a contribution that is independent of the emitter length \(L_e\) and a part that is proportional to the emitter length.

For the hybrid-\(\pi\) model, the base-collector capacitance is partitioned into an intrin-
sic part $C_{cb,i}$ and an extrinsic part $C_{cb,x}$: the intrinsic part has direct correspondence to the charging time constant that links $f_r$ to $f_{max}$.

2.4.5 Base-Emitter Resistance $R_{be}$

The base-emitter resistance represents the differential resistance at the bias point:

$$R_{be} = \frac{\partial V_{be}}{\partial I_e} \bigg|_{V_{be}},$$

(2.45)

with the emitter-base voltage $V_{be}$ and the emitter current $I_e$.

Under the assumption that the current gain $\beta = I_c/I_b$ is independent of $V_{be}$, i.e. $\partial \beta / \partial V_{be} = 0$, and $\beta$ is sufficiently large, i.e. $I_c \approx I_e$, the resistance can be written as

$$R_{be} = \frac{\beta}{g_m},$$

(2.46)

with the transconductance $g_m := \partial I_c / \partial V_{be}$.

2.4.6 Base-Collector Resistance $R_{cb}$

$R_{cb}$ has unclear physical correspondence, but is used to accurately fit measured $Y_{21}$ data.
2.4.7 Base-Emitter Capacitance $C_{be}$

The base-emitter capacitance is comprised of two contributions: the fictitious diffusion capacitance is due to carrier charge storage in forward-operation mode

$$C_{\text{diff}} = \frac{\partial I_e}{\partial V_{be}} (\tau_b + \tau_c) \approx g_m (\tau_b + \tau_c).$$  \hspace{1cm} (2.47)

The capacitance associated with charges separated by the emitter space charge zone and emitter sidewalls is $C_{je}$. The total base-emitter capacitance is therefore

$$C_{be} = C_{\text{diff}} + C_{je}$$  \hspace{1cm} (2.48)
Figure 2.8: Equivalent circuit overlayed to a cross-sectional illustration of the active transistor across the emitter.

Figure 2.9: Depletion depth of p-InGaAs as a function of doping concentration assuming Fermi level pinning 0.2 eV below the conduction band.
Figure 2.10: Sheet resistance of p-InGaAs semiconductor doped from (a) $9 \times 10^{19}/\text{cm}^3$ to $4 \times 10^{19}/\text{cm}^3$ and (b) $12 \times 10^{19}/\text{cm}^3$ to $8 \times 10^{19}/\text{cm}^3$ as a function of layer thickness. Solid: no surface depletion. Dotted: surface depleted.

Figure 2.11: Normalized collector resistance $R'_{cc} = R_{cc} L_e$ as a function of specific contact resistance $\rho_{c,\text{contact}}$ assuming $R_{sh} = 16 \Omega/\square$, $w_{cc} = 2\mu\text{m}$, $w_{c,\text{gap}} = 750\text{ nm}$, $w_{\text{mesa}} = 260\text{ nm}$.
2.5 Figures of Merit

With the collector short-circuited, it is found that the frequency-dependent current gain has single pole form

\[ h(f) = \frac{h_0}{1 + jf/f_{3dB}}, \]  

(2.49)

with \( f_{3dB} \) the frequency at which \(|h(f_{3dB})| = h_0/\sqrt{2} \).

The current gain cutoff frequency \( f_\tau \) is the frequency at which current gain reaches unity, i.e. \(|h(f_\tau)| = 1\):

\[ f_\tau = \sqrt{(h_0^2 - 1)f_{3dB}} \approx h_0 f_{3dB} \]  

(2.50)

From nodal analysis of the hybrid \( \pi \)-circuit in figure 2.7, an expression for the current gain cutoff frequency can be found:

\[ \frac{1}{2\pi f_\tau} = \tau_{ec} = \tau_b + \tau_c + \left( \frac{\eta k_BT}{qI_c} \right) C_{je} + \left( \frac{\eta k_BT}{qI_c} + R_{ex} + R_c \right) C_{cb} \]  

(2.51)

Figure 2.12: Bipolar transistor with short-circuited output biased with base current source.
The current gain cut-off frequency can be easily obtained from RF measurements and allows extraction of intrinsic device parameters, e.g. transit times and transconductance.

At frequencies above current gain cutoff, voltage and therefore power gain can still be achieved in an amplifier design. This gives rise to the definition of the maximum frequency of oscillation \( f_{\text{max}} \): at this frequency, all power gains (maximum stable/maximum available/unilateral) of the device reach unity. In practice, \( f_{\text{max}} \) can be extracted from unilateral gain since it has a functional form identical to \( |h(f)| \) (cf. equation 2.49), i.e. −20 dB per decade roll-off beyond \( f_{3\text{dB}} \).

The power gain cutoff frequency \( f_{\text{max}} \) is linked to the current gain cutoff frequency \( f_{\tau} \) with a time constant \( \tau_{cb} \) linked to the charging time of a distributed \( RC \) network in the base-collector region [16]:

\[
f_{\text{max}} = \sqrt{\frac{f_{\tau}}{8\pi \tau_{cb}}} = \sqrt{\frac{f_{\tau}}{8\pi R_{bb}C_{cb,\text{eff}}}}.
\]  

(2.52)

In figure 2.8, the schematic of an equivalent circuit is overlayed over a cross-section of a transistor. With the method of time constants, the charging time \( \tau_{cb} \) of this 1D
In the calculation of the 1D model, perfect conductance of the base electrode is assumed. However, in a real transistor, the finite conductance will degrade $f_{\text{max}}$ bandwidth particularly on long emitter length devices (Figure ??). A simplified calculation will be used to quantify this effect.

Under the assumption that the gap resistance $R_{b,\text{gap}}$ and the intrinsic semiconductor resistance $R_{b,\text{intr}}$ are negligible, and that the base contact width is less than the transfer length (cf. equation 2.14), equation 2.53 can be rewritten as:

$$\tau_{cb,\text{approx}} = C_{cb,\text{approx}} \rho_c \frac{w_{bc} L_e}{w_{bc} L_e}$$

(2.54)

The approximate collector-base capacitance can now be linked to physical dimensions:

$$C_{cb,\text{approx}} = \frac{\varepsilon_0 \varepsilon_{CB} (w_{bc} + w_{gap} + w_{em}/2)}{t_c}$$

(2.55)

with the effective dielectric constant of the base/collector semiconductor $\varepsilon_{CB}$ and dimensions as shown in Figure 2.3.
The total charging time constant for a simplified equivalent circuit reflecting the base sheet resistance $R_{metal}(L) = R_{sh,metal} L/w_b$ is

$$\tau_{cb,2D} = \int_0^{L_e} (R_0 + R_{metal}(L) + dR_c) dC_{cb,approx}$$  \hspace{1cm} (2.56)

$RC$ delays due to the region between emitter and base post, emitter end and fringing fields are not included in this calculation.

The integration yields three terms $\tau_{cb,2D} =: \tau_{cb,0} + \tau_{cb,1} + \tau_{cb,2}$. The first term $\tau_{cb,0}$ is identical to equation

$$\tau_{cb,0} = \frac{\varepsilon_0 \varepsilon_{BC} \rho_c w_{bc} + w_{gap} + w_e/2}{t_c} = \tau_{cb,approx} \propto L_e^0$$ \hspace{1cm} (2.57)

The second term is proportional to the emitter length $L_e$, describing a charging
Figure 2.14: Numerical calculations of charging delay $\tau_{cb}$ as a function of emitter length $L_e$ for different base metal sheet resistance $R_{sh}$. A finite element model has been used that has been matched to a fabricated transistor.

delay due to base post resistance $R_0$:

$$\tau_{cb,1} = \frac{\varepsilon_0 \varepsilon_{BC} R_0 L_e}{t_c} \frac{w_{bc} + w_{gap} + w_e/2}{w_{bc}} = R_0 C_{cb,approx} \propto L_e^1$$  \hspace{1cm} (2.58)

The third term has a quadratic dependency on the emitter length $L_e$:

$$\tau_{cb,2} = \frac{\varepsilon_0 \varepsilon_{BC} R_{sh,metal} L_e^2}{2t_c} \frac{w_{bc} + w_{gap} + w_e/2}{w_b} \propto L_e^2$$  \hspace{1cm} (2.59)

Comparing equations 2.59 to 2.57, a fictitious contact resistance due to finite base metal sheet resistance can be defined:

$$\rho_{b,metal} = \frac{w_{bc} R_{sh,metal} L_e^2}{w_b \frac{2}{2}}$$  \hspace{1cm} (2.60)

When the base sheet resistance is too high or there is insufficient base/collector
mesa undercut, i.e. $w_b \approx w_{bc}$, this additional charging delay can severely limit RF bandwidth. Figure 2.14 shows numerically calculated $\tau_{cb}$ as a function of emitter length for a set of different base metal sheet resistances $R_{sh}$. The model described in the following section has been used for these calculations. The quadratic increase of $\tau_{cb}$ with $L_e$ confirms the trends predicted from the derivation above.

With the results of the distributed circuit model, a geometry-dependent fitting factor $c \approx 1.5$ that depends on the different relative composition of the base-collector parasitics can be introduced to match to the ficticious contact resistivity when assumptions made for above derivations have been violated:

$$\rho_{b,\text{metal}} = \frac{w_{bc} R_{sh,\text{metal}} L_e^2}{w_b \frac{R_{sh,\text{metal}} L_e^2}{c}}$$  \hspace{1cm} (2.61)

### 2.6 Distributed Circuit Model

In order to evaluate effects of processing issues on RF bandwidths and to accurately extract key device parameters from fabricated devices, a finite-element circuit model has been developed that reflects the distributed nature of parasitics. The values of all circuit elements used in this model are derived from three sets of parameters: the first set is comprised of parameters specific to the epitaxial wafer design, e.g. collector thickness $t_c$, normalized transconductance $g_m/A_e$, et cetera. The second set encompasses parameters that have been realized in the fabrication of the sample, e.g.
N instances of 2D transistors of length $L_e/N$

Figure 2.15: Finite element circuit model along the length of the transistor.

N instances of base-collector slices underneath base electrode

Figure 2.16: Finite element circuit model along the width of the transistor $T_{2D}$. 

41
contact resistivities, the base-collector undercut, the end undercut of emitter stripes, et cetera. The third set specifies the dimensions of a transistor.

Figure 2.15 shows a simplified circuit model along the length of the transistor. The left section of the circuit represents the parasitics associated with the base post regions. The active device is partitioned into $N$ slices of $L_e/N$ length of the 2D transistor model shown in 2.16. The base terminals of the slices are connected through resistors that are associated to the base electrode resistance. Emitter end undercut is modeled by placing the 2D transistor model of length $L_{\text{undercut}}$ at both ends of the emitter stripe with the active part removed. The parasitics of the emitter end opposite to the base post is reflected by $R_{\text{contact,2}}$ and $C_{\text{Em-End}}$.

The 2D transistor model shown in Figure 2.16 is mostly identical to the model derived in [10]. Only the meshing of the base electrode regions has been made denser, and the transistor model has been substituted with a voltage-controlled current source parallel to a resistor $R_{\text{be}}$.

### 2.7 Scaling Laws

RF bandwidth is closely tied to $RC$ charging delays and transit times as discussed above. For improving bandwidth by a scaling factor of $\gamma$, all transit and charging delays must be reduced by $\gamma$ while maintaining current density $I_e/L_e$ and resistances [17]. This is achieved by epitaxially thinning the base $t_b$ by $\gamma^c$ ($0.5 < c < 1$, [18, 19]) and the collector $t_c$ by $\gamma$, assuming constant effective carrier velocities across
scaling generations. This doubles capacitances and hence $RC$ delays, necessitating a reduction of emitter and base/collector area by $\gamma^2$ for desired reduction of $C$ by $\gamma$. This is done by shrinking emitter $w_e$ and base/collector mesa widths for reasons of heat dissipation [20]. For maintaining device resistance $R$, the contact resistivities must also be scaled by $1/\gamma^2$.

High base doping $n_a$ is key for low contact resistivity $\rho_{c,\text{base}}$. However, high doping also degrades current gain due to Auger recombination $\propto n_a^{-3}$. Moreover, the perimeter-to-area ratio increases with $\gamma$, exacerbating emitter-base surface leakage currents [21]. Maintaining current gain requires therefore scaling of the base thickness beyond $\gamma^{0.5}$. A technology that decouples the base doping of the intrinsic base from the doping of the base semiconductor to which ohmic contacts are formed could potentially alleviate this constraint.

Emitter access resistivity $\rho_{ex}$ also needs to be reduced by $\gamma^2$ for constant $R_{ex}$.

Kirk current density in the collector is increased by $\gamma^c$, $1.5 < c < 2$ (equation 2.8): while the collector thickness is reduced by $\gamma$ and $J_{\text{Kirk}} \propto t_c^{-2}$, the bias voltage of the collector-base diode $V_{cb}$ is also reduced so current densities scale with less than $\gamma^2$. Emitter contacts must sustain current densities in excess of $J_{e,\text{Kirk}} = cJ_{c,\text{Kirk}}$ with the current spreading factor $c \approx 2$. In first order approximation, transconductance $g_m$ stays constant for constant $I_c$. However, degeneracy effects will degrade $g_m$ at increased operating current densities. A thinner base and steeper bandgap grade, i.e. higher quasi-electric field reduces current spreading in the base and collector,
alleviating emitter current density scaling, i.e. $c$ can become smaller than 2.

To first order, the electric field in the collector required to initiate avalanche breakdown will decrease by $\gamma^3$ with collector doping increased by $\gamma^2$ (equation 2.7) and collector thickness reduced by $\gamma$. Despite reduced bias voltage, scaling will thus reduce the safe range of operation.

<table>
<thead>
<tr>
<th>Design Parameter</th>
<th>Scaling Law</th>
</tr>
</thead>
<tbody>
<tr>
<td>Collector Depletion Layer Thickness $t_c$</td>
<td>$\gamma^{-1} : 1$</td>
</tr>
<tr>
<td>Base Thickness $t_b$</td>
<td>$\gamma^{-\frac{1}{2}} : 1$</td>
</tr>
<tr>
<td>Emitter-base junction width $t_e$</td>
<td>$\gamma^{-2} : 1$</td>
</tr>
<tr>
<td>Base-collector junction width $w_{bj}$</td>
<td>$\gamma^{-2} : 1$</td>
</tr>
<tr>
<td>Emitter access resistivity $\rho_{c,\text{emitter}}$</td>
<td>$\gamma^{-2} : 1$</td>
</tr>
<tr>
<td>Base contact resistivity $\rho_{c,\text{base}}$</td>
<td>$\gamma^{-2} : 1$</td>
</tr>
<tr>
<td>Emitter current density $J_e$</td>
<td>$\gamma^2 : 1$</td>
</tr>
<tr>
<td>Emitter length $L_e$</td>
<td>$\gamma : 0$</td>
</tr>
</tbody>
</table>

Table 2.1: Approximate HBT scaling laws.
References


REFERENCES


Chapter 3

InP HBT Fabrication Technology

In the previous chapter, the design of heterobipolar transistors has been discussed. With epitaxial and lithographic scaling as means to attain higher RF bandwidths, the main challenges lie in the fabrication technology for highly scaled devices. At the time this work began (March 2010), the dominant limitation of RF performance was the use of optical lithography for forming base electrodes and base/collector mesas: alignment tolerances ($\approx 100 \text{ nm}$) and resolution ($> 250 \text{ nm}$) of the i-line projection lithography stepper were inadequate for the sub-200 nm scaling generation. While superior resolution (sub-20 nm) of electron beam lithography (EBL) has already been exploited for forming emitters, repeatable base-to-emitter alignment better than 30 nm proved to be challenging in the transition of the base processes to EBL. Moreover, the 500 nm tall emitters necessitate thick EBL resist for the formation of base electrodes and mesas, adding further complexity to the process. The high sensitivity of EBL resist
to damage from stray electrons and radiation in electron beam evaporators has posed another challenge to overcome for successful integration of an EBL base process [1,2].

We have observed that prior processing and lithographic chemicals have introduced contaminants on the base semiconductor surface, limiting attainable contact resistivities to the base and subsequently $f_{\text{max}}$ bandwidth. This has motivated the development of a process for manufacturing scaled TLMs that closely resemble HBTs in dimensions and fabrication. The fast turnaround of the scaled TLM process has enabled quick iterative debugging, leading to the development of a novel dual-deposition process that removes lithographic processing from the formation of metal-to-base semiconductor contacts. The process yields low resistance base contact that are thermally stable and impervious to electromigration at elevated operating temperatures.

Conventionally fabricated devices suffered from damage to exposed semiconductor surfaces between base electrodes and emitters, resulting in reduced current gain and reliability. We have developed a composite Al$_2$O$_3$/SiN$_x$ passivation process that encapsulates these regions right immediately formation of base contacts.

Further limitations of the fabrication process that limit bandwidth of highly-scaled devices have been mitigated:

- Emitter End Undercut: Increased emitter thickness to emitter width ratio causes rapid undercut of the emitter stripe ends, deteriorating $f_\tau$ bandwidth by reducing the active device area while maintaining capacitances.

- Accidental Deposition of Base Metal onto Emitter Sidewalls: Base metal acci-
dentally deposited onto emitter sidewalls due to misalignment in the evaporator or suboptimal emitter metal shape result in increased $C_{be}$, limiting RF performance.

- **Base Post Scaling:** Non-scaled base posts constitute a significant fraction of $C_{cb}$ particularly on small footprint devices, limiting RF bandwidth.

- **Mechanical Stress in Thermal Processing:** Different coefficients of thermal expansion between benzocyclobutene (BCB) and other materials on the sample surface cause mechanical stress particularly during quick thermal ramp-ups and -downs, resulting in poor yield and reliability.

- **Low surface-assisted breakdown:** Transistors passivated with BCB have exhibited low breakdown $BV_{CEO}$.

In this chapter, the UCSB fabrication process of HBTs is briefly outlined. Substantial enhancements to the technology are presented that have enabled fabrication of THz bandwidth transistors by reduction of base widths, simultaneous improvement of base contact resistivities and

### 3.1 Process Overview

Samples are cleaved from a 4” InP wafer epitaxially grown by a commercial vendor. The top surface of the sample is oxidized in UV O$_3$, and the oxide is removed in diluted
Figure 3.1: HBT Process: Emitter metal and sidewall formation.
hydrochloric acid (HCl). Immediately after the etch, the sample is transported to an electron beam evaporator. Below a pressure of $5 \times 10^{-7}$ Torr, a 20 nm thick layer of the refractory metal molybdenum (Mo) is evaporated (Figure 3.1a).

A composite layer of tungsten (W) / titanium-tungsten (TiW, 10% titanium by weight) is sputtered onto the sample. The sputtering process has been calibrated to deposit a stress-compensated film with an absolute stress modulus below 400 MPa. 80 nm thick SiO$_2$ and 40 nm thick SiNx films are deposited in a PECVD process. A 40 nm thick chrome layer is evaporated (Figure 3.1b).

Photoresist is spun onto the chrome and it is patterned in an EBL process. The pattern is transferred into the chrome in an anisotropic Cl$_2$/O$_2$ etch (Figure 3.1c).

The photoresist is stripped in N-Methyl-2-pyrrolidone (NMP). Residues are removed in an oxygen plasma. The emitter metal is dry-etched in a vertical ICP process with chrome as a hard mask [3]. A PECVD SiNx sidewall is formed ($\approx 30$ nm as deposited, Figure 3.1d).

The emitter InGaAs cap is removed in a short etch in a dilution of peroxide and phosphoric acid H$_2$O$_2$:H$_3$PO$_4$:H$_2$O 1:1:25. Photoresist is spun onto the sample and burned back in an oxygen plasma until the top part of the emitters are exposed. The sample is submerged in buffered hydrofluoric acid (BHF): the SiO$_2$ layer above the TiW metal is removed, dislocating the chrome hard masks damaged in the dry etch to be flushed off the emitters (Figure 3.1e).

Because BHF has partially removed the first sidewall, a second sidewall is formed
Base electrodes and posts are formed in lift-off processes. The base/collector mesa is formed in selective wet etches. Another set of lift-offs forms collector contacts and posts. The devices are isolated in wet etches (3.2).

At this point, the front-end process is completed. Back-end fabrication starts with the application of benzocyclobutene (BCB), a low-\(\varepsilon\) dielectric. The BCB is cured by slowly heating the sample to 250 \(^\circ\)C and maintaining this temperature for 1 h. The BCB is then ashed back in \(\text{CF}_4/\text{O}_2\) to expose emitters and posts. A SiN\(_x\) layer is deposited to enhance metal 1 adhesion. Openings to emitters and posts are masked with photoresist and transferred into SiN\(_x\) with a \(\text{CF}_4/\text{O}_2\) dry etch. Finally, 1\(\mu\)m
3.2 Emitter Process Improvements

3.2.1 Emitter Shape

In the presence of exposed refractory metals on the sample surface, processing chemicals can cause rapid corrosion of non-noble electrode metals. While the emitter sidewalls should fully encapsulate the emitter metal by design (Figure 3.1f), metal can be still exposed at weak points: When the emitter stripe is drawn as a rectangle on the lithographic mask, the high resolution of electron beam lithography process transfers this design pattern with almost perfectly orthogonal edges (Figure 3.3a). The ICP etch process for fabricating sidewalls removes the sidewall material preferentially at these edges, leaving the emitter metal exposed. In the mask design, the edges of all emitters have been therefore rounded to ensure full sidewall coverage (Figure 3.3b).

3.2.2 Chrome Hard Mask Removal

A common failure mode that has diminished yield was insufficient removal of the chrome hard mask. On a large portion of devices, the chrome hard mask would not float off the emitters when the SiO$_2$ underlayer was being removed in BHF, but instead collapse back onto the emitter (Figure 3.4a) or onto closeby semiconductor (Figure 3.4b), resulting in either open emitter terminals or high base contact re-
Figure 3.3: Transferred emitter pattern into chrome hard mask without (a) and with (b) rounding the edges of emitter stripes.

Figure 3.4: Failure modes of the chrome hard mask removal process: (a) chrome hard mask has collapsed onto emitter, (b) chrome hard mask has fallen onto the semiconductor, and damaged photoresist has contaminated the semiconductor surface.
InP HBT Fabrication Technology

Chapter 3

Figure 3.5: Discoloration of surface around emitters after stripping of the planarization resist in the chrome hard mask removal process.

Furthermore, photoresist skin that has been damaged in the ashing process would not be fully removed, contaminating critical semiconductor surfaces around the emitter and deteriorating the base contact as a consequence.

In addition, we have observed surface discolorations around emitters after stripping the photoresist (Figure 3.5): this indicates that BHF has crept through the photoresist and attacked the surface around emitters, invalidating the intended purpose of the planarization process.

The following process changes have been implemented to enhance yield:

- A layer of SiN$_x$ has been inserted between SiO$_2$ and the chrome hard mask. The etch rate of SiN$_x$ in BHF is $\approx 8$ times slower than SiO$_2$ so a thin layer of SiN$_x$ remains underneath the chrome hard mask when the SiO$_2$ film has been etched off. Electrostatic effects between the chrome hard mask and emitter metal are
Figure 3.6: Contamination of the semiconductor surface around emitter features as a result of diluted NH$_4$OH surface treatment (a) immediately after the wet etch and (b) after a solvent clean (rinse in acetone, isopropyl alcohol, deionized water).

diminished.

- Small amounts of the nonionic surfactant Tergitol has been added to BHF to enhance the removal process.

- The photoresist planarization process has been omitted.

### 3.2.3 Surface Preparation for Emitter Wet Etch

Prior to wet etching the InP emitter, surface oxides are removed in a dilution solution of ammonium hydroxide (NH$_4$OH) : water 1:10. However, investigations into
potential contamination generated by emitter processing have revealed the presence of unknown compounds in the field and around the emitters after the InP emitter wet etch (Figure 3.6a). A subsequent solvent clean of the sample removes contaminants only partially (Figure 3.6b).

The following changes have been made to the process to mitigate these effects:

- Surface preparation in ammonia has been substituted with multiple oxidation and oxide removal cycles: the sample surface is oxidized in a UV O$_3$ reactor, and the oxide is removed in diluted hydrochloric acid (1:10 HCl:H$_2$O).

- Bench lights are shut off during any wet etches and rinses to reduce photoelectric effects [4].

Figure 3.7 shows an emitter on a fabrication campaign where fixes described in section 3.2.3 have been implemented: the uniform base surface shows no signs of contamination.

Figure 3.7: Emitter after oxidation/oxide removal cycles and InP wet etch showing uniform base surface without any signs of contamination.
3.2.4 Emitter End Undercut

With shrinking emitter width $w_e$, the difference in etch rates between crystal facets exacerbates undercut of emitter stripes from their ends (Figure 3.8). The undercut reduces the active device area while keeping capacitances $C_{be}$ and $C_{cb}$ approximately constant, degrading $f_\tau$ and $f_{\text{max}}$ bandwidth. In conjunction with the surface preparation described above that already removes a fraction of the InP emitter, the wet etch time has been reduced by 40% to 5 s to control the undercut.

Figure 3.9 indicate significant reduction of the single-sided emitter end undercut from 220 nm to 50 nm as a result of above changes.
Figure 3.9: Emitter end and base post undercut/scaling between (a) regular (a) and (b) improved process.
3.3 Base Process Improvements

With aggressive scaling, high resolution lithographic processes are required for fabricating transistors. While emitters have been formed exploiting the advanced resolution of electron beam lithography at the time this work started (March 2010), base fabrication still relied on i-line projection lithography with limited resolution (300 nm, wavelength $\lambda=365.4$ nm) and emitter-to-base alignment (150 nm). Base access resistance $R_{bb}$ depends very closely on the base electrodes formed symmetrically around the emitter: Any misalignment will add to $C_{cb}$ without significantly reducing $R_{bb}$, deteriorating $f_{\text{max}}$ bandwidth. At sub-200 nm emitter widths, both resolution and emitter-to-base alignment tolerance of i-line lithography are inadequate. This has motivated the transition of base formation processes to electron beam lithography with sub-20 nm resolution and alignment better than 30 nm.

3.3.1 Electron Beam Lithography Strategies

With resolution requirements of the HBT process far below the capabilities of the EBL tool (JEOL 6300), the writing strategy has been optimized for minimizing the exposure time: the tool has been operated in 4th lens mode with the largest deflector field size (500 $\mu$m) to minimize the number of stage movements during an exposure. Also, the beam current has been set to 2 nA, being the optimum between short pixel dwelling time and small step size, i.e. resolution.

Marks for global (200 $\mu$m-4 $\mu$m, 1 per die) and local alignment (10 $\mu$m-2 $\mu$m, 64
per die) have been added to the mask for emitter lithography. The writing time between alignment mark detection and subsequently the misalignment caused by system drift is reduced by splitting the e-beam reticle into quarters. Moreover, the lithography pattern is partitioned into a primary and secondary set: the primary set containing only alignment-critical, small area transistor features is written first, allowing for frequent re-alignment by mark detection. The secondary set is comprised of large control structures such as Vernier marks and profilometer pads insensitive to misalignment and takes the bulk of the pattern exposure time.

Scattering processes of beam electrons with resist and substrate cause double exposure of nearby resist, making it difficult to manually assign correct exposure doses to densely packed features. This so-called proximity effect can be corrected numerically, greatly reducing the complexity of transferring the design pattern into resist. This numerical correction has therefore been used for base electrode lithography processes.

### 3.3.2 Base Metal Formation by Electron Beam Lithography

While regular EBL processes use resist that is very thin (< 100 nm) to obtain highest resolution (< 10 nm), the height of the emitter metal and semiconductor (≈ 500 nm) requires resist of similar thickness to reduce effects that depend on local resist thickness while constraints on the resolution are more relaxed (< 50 nm). Also, the resist sidewall should have a negative slope to enable lift-off processes. Due to
the sensitivity of $f_{\text{max}}$ bandwidth on the base contact, it is important that the resist develops fully out without leaving residues on the base semiconductor surface that degrade base contact resistivity.

**UV6 Process**

An EBL lift-off process using thick resist has been developed by Felix Recht and Dan Denninghoff for use in high aspect ratio T-gates [5]: the process uses MicroChem UV6, a positive tone resist that has been initially designed for UV exposure, but can also be exposed by electron beam lithography. The process has been adjusted to meet the requirements of the HBT process: the resist is spun onto samples at 3000 rpm to a thickness of 700 nm (Figure 3.10). The resist has a chemical amplification mechanism requiring a post bake immediately after exposure. The development chemistry (2.38 %
Figure 3.11: UV6 resist damaged by electron and x-ray radiation during electron beam evaporation. (a) Residues around lifted-off base electrode, (b) lift-off failure due to damaged resist sidewalls that failed to be removed in photoresist stripper.

PMGI/ZEP520 Process

A positive tone dual-layer resist process has been developed: PMGI is spun onto the sample at 3000 rpm to a thickness of 400nm. The PMGI is baked at 180 °C for 3 min. ZEP520:Anisole 1:1 or, alternatively, CSAR:Anisole is spun onto the sample to a thickness of 200nm. After another prebake at 180 °C for 3 min, the sample
Figure 3.12: Emitter with base electrode lifted off using PMGI/ZEP.

Figure 3.13: ZEP resist damaged by electron and x-ray radiation during electron beam evaporation. (a) photograph of a sample immediately after evaporation showing resist blistering, (b) low magnification SEM of a sample after stripping blistered resist.
is exposed. ZEP/CSAR is developed using amyl acetate: it has been found that
development with methyl isobutyl ketone (MIBK) : isopropyl alcohol (IPA) leaves
residues on the underlayer PMGI that will collapse onto the sensitive base surface.
The underlayer is developed out in 2.38% TMAH. The underlayer does not have high
sensitivity to electron beam exposure so it is isotropically removed in development,
creating an overhang of ZEP/CSAR. This greatly improves lift-off (Figure 3.12).
However, the resist is also very sensitive to damage during e-beam evaporation: the
resist blisters, ruining the lift-off. It also forms compounds on the sample surface that
cannot be removed anymore.

**Enhancing Electron Beam Deposition with E-Beam Resist**

Both ZEP/CSAR and UV6 are very sensitive to damage from x-rays and electrons
during metal deposition in electron beam evaporators. Cheng has found that carbon
contamination of gold sources can greatly increase electron radiation onto the sample
[1, 2]. We have also observed that the presence of a nickel source in the hearth adds
further to electron irradiation: Nickel is magnetic at room temperatures and can
deflect the electrons from beam onto the sample.

As a remedy, the gold source been placed into a crucible made out of tungsten.
Small amounts of tantalum have been added to the gold source that acts as getter
for carbon contaminants. A graphite spacer was placed between the gold crucible
and the hearth to further reduce the heat conductance between source and hearth,
decreasing the power required for evaporation. Furthermore, nickel was removed from the system for every deposition. This has reduced radiation to an acceptable level so catastrophic lift-off failures have been eliminated.

### 3.3.3 Base Mesa Formation by Electron Beam Lithography

A thicker version of the mAN-2400 resist that for the emitter write has been adopted for protecting the base/emitter regions during wet etches that form the base/collector mesa. The resist spins on at 1.4µm thickness and yields aspect ratio in excess of 10:1 (see Figure 3.14).
3.3.4 Dual-Deposition Base Metal Process

Base contact resistance is very critical for $f_{\text{max}}$ bandwidth. Lithographic processes introduce contamination to the base semiconductor, limiting the attainable contact resistance. This has motivated the development of a base metalization process that decouples deposition of base contact metals from the formation of base electrodes.

Prior to wet etching the InP emitter, the surface is cleaned by removing the topmost layers with multiple cycles of oxidation in UV ozone and subsequent oxide removal in diluted HCl (Figure 3.15b, compare to section 3.2.3). The 30 nm thick InP emitter is removed in a 5 s wet etch in 4:1 $\text{H}_3\text{PO}_4$:HCl. The etch time has been shortened by 40% to reduce lateral emitter undercut along fast etch planes from 220 nm per side to $\approx 50$ nm (Figure 3.9a).

After a solvent clean for removing etch residues and short deoxidizing dip in 1:10 HCl:DI, the sample is immediately loaded to an electron beam evaporator. When a pressure below $6 \times 10^{-7}$ Torr has been reached, a blanket metal stack of Pt/Ru/Pt is evaporated onto the sample (Figure 3.15c). The initial thin layer of platinum is deposited at very low rates (0.1 Å/s) to improve surface coverage: this layer will controllably sink into the base semiconductor, moving the ohmic metal-semiconductor contact away from the surface. The 15 nm thick refractory ruthenium acts as a thermally stable diffusion barrier for upper metal layers. The 2 nm thick topmost noble metal platinum layer encapsulates Ru, protecting metals exposed on the sample surface from galvanic corrosion in processing chemicals. This metal stack has a sheet
Figure 3.15: Dual deposited base metallization process flow.
resistance of 25 Ω/□, less than an order of magnitude of the sheet resistance of the base semiconductor.

After initial metal deposition, a 10 nm thin layer of Al₂O₃ is conformally deposited in a thermal ALD process. The alumina protects the exposed base regions between base metalization and emitter semiconductor from damage in subsequent processing and passivates the emitter-base surface. A 20 nm thick PECVD SiNₓ sidewall is formed (Figure 3.15d), enabling the removal of Al₂O₃ in the field in a wet etch either in 2.38% TMAH (etch rate 3 nm/min) or 1:50 BHF:DI (etch rate ≈30 nm/min). The sidewall also increases the spacing between accidental base metal deposits on the emitter sidewalls and the emitter metal, reducing the base-emitter capacitance \( C_{be} \) and preventing short-outs.

Base metal pads of Ti/Au 5/95 nm are then lifted-off in a standard, bi-layer electron beam lithography process (Figure 3.15e). Prior to metal deposition, resist residues are removed in an oxygen plasma (20 s, 100 W, 300 mTorr): the presence of the base contact metal diminishes the risk of damaging the base semiconductor. The sheet resistance of the full composite base metal electrode is ≈0.4 Ω/□, approximately half the sheet resistance of conventional lifted-off base metal stacks. After depositing base posts, emitter/base regions are protected utilizing electron beam lithography with 1 μm thick resist (microposit maN-2410). A Cl₂/O₂ dry etch (20/5 sccm, 0.67 Pa, 400 W RF, 100 W ICP, 40 s) is used to remove the topmost blanket base layers Pt/Ru [6]. Without breaking vacuum, a short sputtering etch in Ar/Cl₂ (45/5 sccm,
Figure 3.16: Base-collector capacitance at Kirk current density of devices with identical widths as a function of emitter length. The intercept gives an estimate for the capacitance of the base post $C_{cb,post} \approx 2.2 \text{ fF}$.

1 Pa, 600 W RF, 150 W ICP, 20 s) is performed to remove non-volatile etching products from the field. The addition of Cl$_2$ enables removal of etch redeposits on the resist sidewalls in subsequent wet etches [7]. However, the sputtering etch is non-selective to InGaAs, removing $\approx 25 \text{ nm}$ of the base/collector. The wet etching times of the base/collector mesa are adjusted accordingly (Figure 3.15f). Plasma-damaged resist residues collapse onto emitter and base post during stripping and are removed prior to deposition of interconnect metals in a short Ar sputter (20 s, 300 W ICP, 50 W RF, 20 sccm, 1 Pa).
### 3.3.5 Base Post Scaling

Prior base post fabrication processes have established the use of a lift-off under-layer LOL1000 and 1.2\(\mu\)m thick lift-off resist NLOF5510 for the fabrication of base posts with 15/15/550 nm Ti/Pd/Au metal stack and a diameter of 1.1\(\mu\)m [8]. While the addition of a lift-off layer to the process had alleviated some yield issues, it remained unreliable: a common failure mode was ripping out almost all base posts in certain areas of the sample during the lift-off process. Also, the base post had not been scaled properly for fears of decreasing process reliability even further.

At 1.1\(\mu\)m diameter, controllably undercutting the base post without damaging the active part of the device remained challenging (Figure 3.9a). A large fraction of the base-collector capacitance was therefore due to the base post (Figure 3.16), thereby limiting RF bandwidth.

To enhance base post adhesion, the metal stack has been changed to Ti/Au, i.e. Pd has been omitted. The diameter of the base post has also been decreased to \(\approx 800\) nm, enabling almost complete undercut of the base post (Figure 3.9b). With these changes, failure at base post lift-off has not occurred.

### 3.4 Collector Process Improvements

Among emitter, base and subcollector contacts, the subcollector InGaAs layer accumulates most contaminants from prior processing. However, the horseshoe-shaped
collector metal has also the largest contact area, making the collector less sensitive to higher contact resistivities (see Figure 2.11). In order to reliably yield contact resistivies below $20 \, \Omega \mu\text{m}^2$, the process has been modified to include a surface clean prior to collector contact deposition: the sample is oxidized in UV $\text{O}_3$, and the oxide is removed in diluted hydrochloric acid. The sample is rinsed in DI water and $20/20/250\,\text{nm Ti/Pd/Au contacts are lifted-off.}$

### 3.5 Backend Improvements

After finishing front-end fabrication, devices are planarized in BCB and contacted with interconnect structures on metal 1. We have observed very low yield due to open emitter-base junctions which we attribute to thermo-mechanical fatigue. Several process changes have been made to restore yield.

#### 3.5.1 Device Passivation

In previous process campaigns, the sample has been deoxidized in diluted $\text{NH}_4\text{OH}$ prior to the application of BCB. The surface preparation was changed to hydrochloric acid (compare to section 3.2.3), and $30\,\text{nm thick PECVD SiN}_x$ has been grown prior to application of BCB in order to encapsulate all structures, providing additional mechanical support during thermal cycling. The SiN$_x$ layer has also enhanced breakdown from $3.7\,\text{V}$ [9] to $4.3\,\text{V}$ [10].
Figure 3.17: Metal 1 mask layout adjustments to reduce overlap capacitance between base feed line and subcollector: (a) before adjustment, (b) after.

3.5.2 Low Temperature Nitride

A layer of SiN$_x$ is used between BCB and metal 1 to enhance metal adhesion. In previous process campaigns, this layer was grown by PECVD at 250°C. The PECVD process required fast thermal ramps, inducing high mechanical stress on the sample. The PECVD process has been substituted with a sputtering process at either 100°C or room temperature.

3.5.3 Tapered Base Feed Line

In old designs of the interconnect metalization, the feed for the base post had significant overlap capacitance with the collector semiconductor. The feed has been tapered to reduce this capacitance.
3.6 Scaled TLM Process

A fast-turnaround process for fabricating scaled TLMs (section 2.3) has been developed to quickly iterate on process changes for improving base contact resistivity. In contrast to conventional TLM fabrication [11], lithographic processes and key dimensions of scaled TLMs have been designed to have high similarity to the HBTs. The epitaxial design of wafers onto which scaled TLMs have been fabricated is also either very similar or identical to epitaxial HBT wafers.

Fabrication for unpinched TLMs that have resist-defined gaps starts with lift-off
of contact pads in an electron beam lithography process (Figure 3.18a, also see section 3.3.2). Large area pads of 20/500 nm Ti/Au that overlap the contact metal are then lifted off with i-line lithography to enable needle probing (Figure 3.18b). The TLMs are isolated using the established EBL process for masking the TLM gap regions (3.18c, section 3.3.3).

The current force pads have been designed to provide symmetrical current feed to the TLM gap, while voltage sense pads are connected close to the gap to reduce the influence of parasitic voltage drops in the metal. Gap and pad width dimensions are obtained from SEMs, and the resistance between pads is measured with four terminal sensing.

The process for pinched TLMs is very similar to HBT fabrication: emitter metal is deposited, emitter stripes are formed and etched and a sidewall is deposited (see section 3.1). The contact metal is deposited around the emitter in a self-aligned
Figure 3.20: Scaled TLM process with TLM gaps defined by emitters.
process (Figure 3.20a). The remainder of the process is identical to the non-scaled TLM process.
REFERENCES

References


Chapter 4

Experimental Results

In this chapter, devices results that have been fabricated with the improved fabrication processes described previously are reported. Sample HBT56J features a 30 nm base and a 100 nm collector. Base electrodes and base/collector mesas have been formed using electron beam lithography and base/collector passivation with SiN$_x$ [1]. Several key issues that have limited RF bandwidth to only $f_r / f_{max}$ of $400/900$ GHz have been identified, among which is high base contact resistance. The quick-turnaround scaled TLM process has been exploited to investigate factors limiting base resistivity. Important results of the scaled TLM process are presented, culminating in the development of an advanced dual-deposition base metalization process (see 3.3.4). Two samples with identical epitaxial design are presented that have been fabricated using this process and other process enhancements: HBT64C and HBT64J feature a 20 nm base with increased doping and a 100 nm collector. The
highest extractable \( f_{\text{max}} \) bandwidth 1070 GHz at \( f_{\tau} \) of 480 GHz has been achieved on HBT64J. We suspect higher bandwidth of transistors with smaller junctions, but extraction of \( f_{\text{max}} \) bandwidth is not possible on these devices due to limitations of the calibration structures used.

4.1 Device Measurement

4.1.1 DC Characteristics

The resistance of pinched and unpinched base TLMs and collector TLMs is measured with a DC semiconductor parameter analyzer. TLM pads are contacted with needle probes. Current is forced through the TLMs while the voltage drop is simultaneously measured with high-impedance differential voltage measurement units (four terminal sensing). The current is swept between negative and positive maximum operating current density. The resistance is extracted from a least-squares fit to a linear function. The measurement error estimated from the deviation of the fit to the measured data is less than 1% of the total resistance. Gap spacings have been obtained from SEMs that have been taken prior to BCB planarization.

DC measurements of a transistor (Gummel, common-emitter I/V, breakdown, etc.) are taken with microwave probes that provide a mostly reflection-free match to the co-planar waveguide structures into which the transistors are embedded. The measurement instrument is connected through DC ports of bias tees that are mounted
Experimental Results

4.1.2 Small-signal Microwave Characteristics

Measurements of device microwave characteristics are crucial for determining RF bandwidths and intrinsic device parameters. Highly-scaled HBTs have very small reverse transmission characteristics $\propto 1/A_e$ [2], making accurate small-signal measurements of such devices challenging. The bandwidth of transistors exceeds the capabilities of state-of-the-art vector network analyzers (VNAs). However, measurements from 0.5 GHz to 67 GHz give sufficient indication of bandwidths since the 3 dB frequency at which current $h_{21}$ and unilateral gains $U$ start to roll off at 20 dB per decade is below 30 GHz, depending on the device geometry.

A two step process is used to correct for the parasitic effects of cabling, probes and on-wafer interconnect structures: in the first step, reference planes are carried to the probe tips by LRRM calibration on a commercial Al$_2$O$_3$ substrate: known through, short, open and match structures on this substrate are measured, and error terms are calculated from these measurements with which the cable/probe delays and losses can be stripped from measured S parameters [3]. Unlike other calibration methods (e.g. SOLT) that rely on well-defined short and open structures over the entire frequency range, LRRM calibration does not require carefully realized short and open, making it less ill-conditioned for frequencies above 20 GHz. Also, reproducibility and repeatability of measurements taken after LRRM calibration usually surpasses those
obtained after SOLT calibration [4]. The calibration is validated by measuring a transmission line structure on the Al₂O₃ substrate: when the insertion loss is less than −40 dB over the entire frequency range at both ports and the phase of $S_{12}$ and $S_{21}$ is linear, the calibration is considered valid.

In the second step, on-wafer open and short structures are measured [5]: an open interconnect structure has the device removed. For the short structure, the device is also not present, but its footprint is filled with interconnect metal. The transistor parameters $Y_{DUT}$ can be obtained by subtracting open $Y_{open}$ and short $Z_{short} = (Y_{open} - Y_{short})^{-1}$ from the measured parameters $Y_{measured}$:

$$Y_{DUT} = ((Y_{measured} - Y_{open})^{-1} - Z_{short})^{-1}$$  \hspace{1cm} (4.1)

In previous interconnect designs [6], the ground plane was shared between neighbouring CPW structures, introducing undesired resonance effects in the measured unilateral gain $U$ at higher frequencies that add ambiguity to the extraction of $f_{\text{max}}$. By separating coplanar waveguide structures, these resonances have been suppressed.

In the calibration of the VNA, it is assumed that the RF signal propagates in a single well-established mode between probe and RF structures that is identical between calibration substrate and wafer. This assumption is violated, introducing an error to the measurement. In addition, the co-planar waveguide structures used for the transistors discussed in this chapter are not well-isolated from the substrate,
potentially exciting parasitic modes at certain frequencies that further deteriorate RF measurements.

Insufficient isolation between probes adds another source of error to the measurement: close probe spacing $\approx 170 \mu m$ required to minimize signal line losses and ensure single mode operation causes probe-to-probe coupling, decreasing the accuracy of device characterization.

These limitations have motivated the development of a process for fabricating microstrip lines: the back-end process is extended to produce an additional layer of BCB and metal [7]. Metal 1 is used as ground plane, shielding signal lines from the substrate. Probe spacing is increased to 280$\mu m$. Most importantly, a complete set of calibration structures is fabricated along with transistor wiring that enables on-wafer multi-line TRL (through, reflect, line) calibration, eliminating the ambiguity of the two-step calibration process. Further accuracy improvements can be attained by reducing the pitch of RF probes. While this process has been established on test samples and incorporated into mask layouts with which several samples have been fabricated, it has not yet been executed on HBT samples.
<table>
<thead>
<tr>
<th>T (nm)</th>
<th>Material</th>
<th>Doping (cm(^{-3}))</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>In(<em>{0.53})Ga(</em>{0.47})As</td>
<td>8 \times 10^{19} : Si</td>
<td>Emitter Cap</td>
</tr>
<tr>
<td>20</td>
<td>InP</td>
<td>5 \times 10^{19} : Si</td>
<td>Emitter</td>
</tr>
<tr>
<td>15</td>
<td>InP</td>
<td>2 \times 10^{18} : Si</td>
<td>Emitter</td>
</tr>
<tr>
<td>30</td>
<td>In(<em>{\approx0.5})Ga(</em>{\approx0.5})As</td>
<td>9–5 \times 10^{19} : C</td>
<td>Base</td>
</tr>
<tr>
<td>13.5</td>
<td>In(<em>{0.53})Ga(</em>{0.47})As</td>
<td>5 \times 10^{16} : Si</td>
<td>Setback</td>
</tr>
<tr>
<td>16.5</td>
<td>InGaAs/InAlAs</td>
<td>5 \times 10^{16} : Si</td>
<td>B-C Grade</td>
</tr>
<tr>
<td>3</td>
<td>InP</td>
<td>3.6 \times 10^{18} : Si</td>
<td>Pulse Doping</td>
</tr>
<tr>
<td>67</td>
<td>InP</td>
<td>5 \times 10^{16} : Si</td>
<td>Drift Collector</td>
</tr>
<tr>
<td>7.5</td>
<td>InP</td>
<td>2 \times 10^{19} : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>5</td>
<td>In(<em>{0.53})Ga(</em>{0.47})As</td>
<td>4 \times 10^{19} : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>300</td>
<td>InP</td>
<td>1 \times 10^{19} : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>5</td>
<td>In(<em>{0.53})Ga(</em>{0.47})As</td>
<td>NID</td>
<td>Etch Stop</td>
</tr>
<tr>
<td>\approx 625k</td>
<td>SI InP</td>
<td></td>
<td>Substrate</td>
</tr>
</tbody>
</table>

Table 4.1: Epitaxial Structure Design of HBT56.

### 4.2 HBT 56

#### 4.2.1 Epitaxial Design

The wafer HBT56 has been grown by solid source molecular beam epitaxy on a 4" InP substrate by IQE. The n-In\(_{0.53}\)Ga\(_{0.47}\)As emitter cap is highly doped for low emitter resistance \(R_{ex}\). The 30 nm thick base is doping-graded from 9–5 \times 10^{19}/cm\(^3\), resulting in 55 meV conduction band slope. Numerical calculations indicate a base transit time \(\tau_b \approx 71\) fs. The 100 nm thick collector is comprised of a 13.5 nm setback, a 16.5 nm chirped superlattice InGaAs/InAlAs grade and a 67 nm drift collector region (Table 4.1). The collector doping 5 \times 10^{16}/cm\(^3\) is slightly above the maximum
Experimental Results

Figure 4.1: Numerically calculated band structure of HBT56 for \( J_e = 0 \) mA/\( \mu \)m\(^2\) (black) and \( J_e = 24 \) mA/\( \mu \)m\(^2\) (blue), \( V_{cb} = 1 \) V, \( V_{be} = 1 \) V, \( V_{cb} = 0.7 \) V. A current spreading factor of \( J_e/J_c \approx 2 \) was assumed.

doping concentration \( 4.2 \times 10^{16} \) cm\(^3\) at which the collector would be fully depleted at zero bias.

Figure 4.1 shows the band diagram for a transistor under bias at zero and at Kirk collector current density.

4.2.2 Fabrication

The sample has a composite emitter stack of 20/250/250 nm Mo/TiW/W. The thickness of first and second emitter sidewall has been both 30 nm as deposited. For the base electrode, 3.5 nm Pt has been lifted off in the UCSB cleanroom. The remainder of the stack 12/17/70 nm Ti/Pd/Au has been evaporated at Teledyne
Scientific due to issues with the evaporators in the UCSB cleanroom at the time of fabrication (see section 3.3.2). Prior to deposition of collector contacts, the surface was prepared with a dip in diluted hydrochloric acid, i.e. oxidation in UV O$_3$ has been omitted.

The sample has been passivated with SiN$_x$ prior to BCB planarization.

### 4.2.3 DC Characteristics

Extractions from base TLM measurements indicate a base contact resistivity $\rho_c \approx 9 \Omega \mu$m$^2$. The sheet resistance of unpinched and pinched base TLM structures is estimated at 1200 and 810 $\Omega/\Box$, indicating process damage to the extrinsic base regions. Collector TLMs show unusually high contact resistivity $\rho_{coll} \approx 55 \Omega \mu$m$^2$. Emitter access resistivity extracted from RF measurements is $\rho_{em,xs} \approx 3.5 \Omega \mu$m$^2$.

Common I/V characteristics for low and high voltage operation are shown in Fig-
Figure 4.3: Common-emitter breakdown measurement with floating base of a transistor with junction area 180 nm x 2.7 μm. $BV_{CEO}$ 4.3 V has been extracted when the emitter current density is 10 kA/cm$^2$.

Figure 4.4: Gummel characteristics for an HBT with 180 nm x 2.7 μm emitter junction area.
Figure 4.5: Microwave gains for an HBT with 180 nm x 2.7 µm emitter junction area. Single pole fit yields $f_r = 401$ GHz, $f_{\text{max}} = 901$ GHz.

Figure 4.2. Figure 4.3 shows breakdown measurement with common-emitter breakdown voltage $BV_{\text{CEO}} = 4.3$ V at $J_e = 10$ kA/cm$^2$. At emitter-base junction geometries identical to the device with best RF performance, a peak current gain $\beta$ of 16 can be extracted (Figure 4.4).

### 4.2.4 Microwave Characteristics

Figure 4.5 shows microwave current gain $H_{21}$, unilateral gain $U$ and maximum available / maximum stable gain $\text{MAG}/\text{MSG}$ for a device with 180 nm wide emitter junction. Peak RF performance was obtained at $J_e = 23.7$ mA/µm², $V_{ce} = 1.8$ V, $I_C = 10$ mA, $V_{cb} = 0.88$ V, $P/A_{ej} = 42.7$ mW/µm², $C_{cb}/I_e = 270$ ps/V. Single pole fit yields $f_r = 401$ GHz, $f_{\text{max}} = 901$ GHz. Kirk effect is observed when $f_r$ falls to 95% of its peak value (Figure 4.6).
Figure 4.6: Variation of $f_{\tau}$, $f_{\text{max}}$ and $C_{cb}$ with $J_e$ at $V_{ce} = 1.8$ V for an HBT with 180 nm x 2.7 µm emitter junction area and 310 nm base-collector mesa width.

A small signal equivalent hybrid-$\pi$ circuit has been developed from RF measurements exhibiting good agreement between measured and simulated S parameters (Figure 4.7).

4.2.5 TEM Analysis

Cross-sectional transmission electron micrographs have been obtained to determine exact device dimensions and information about the fabrication process (Figure 4.8). The emitter junction width has been 20 nm wider than drawn due to variations in the dry etch. The Pt base contact has sunk $\approx 4$ nm into the base. Accidental deposition of base metal onto emitter sidewalls and damage to the semiconductor between base electrodes and emitter is observed. The base/collector mesa has been undercut $w_{bmu} = 125$ nm. Emitter-to-base misalignment is less than 30 nm.
Figure 4.7: (a) A hybrid-\(\pi\) equivalent circuit for the HBT at peak \(f_{\text{max}}\) performance. (b) Comparison of (solid line) measured S-parameters of Figure 4.5 and (x) simulated S-parameters from 0.5 to 67 GHz.
Figure 4.8: Cross-sectional TEMs of (a) the entire device, (b) magnified at the emitter-base region. Emitter junction width $w_e = 240 \text{ nm}$, single-sided base metal width $w_{bm} = 220 \text{ nm}$, single-sided base mesa undercut $w_{bmu} = 125 \text{ nm}$, emitter-base contact spacing $w_{Gap} \approx 12 \text{ nm}$.

4.2.6 Discussion

A sample from the same epitaxial wafer has been fabricated exhibiting $f_\tau$ of 480 GHz and $f_{\text{max}}$ of 1 THz at large base-collector junction width due to accidental misalignment [8]. Although sample HBT56J shows excellent alignment at reduced base-collector width, the observed $f_\tau / f_{\text{max}}$ bandwidth has been lower.

High base contact resistivity has been identified as the main detractor of $f_{\text{max}}$ bandwidth: the interruption of base metal deposition due to fabrication circumstances has caused increased contact resistivity $\rho_c > 9 \Omega \mu\text{m}^2$. Although a few devices have exhibited $f_{\text{max}}$ bandwidth of 900 GHz, the bulk of the measured devices showed 700 GHz $f_{\text{max}}$, indicating inconsistent base ohmics across the sample. With the sheet resistance of the base electrode $\approx 0.8 \Omega/\square$, contact resistivity on $L_e = 2.7 \mu\text{m}$ transistors. The $f_{\text{max}}$ bandwidth has been further limited by excess capacitance caused by
Experimental Results

Figure 4.9: Variation of base-collector capacitance $C_{cb}$ versus emitter length $L_e$ for different device geometries. Intersect $C_{cb,\text{excess}} \approx 2 \text{ fF}$.

insufficiently undercut base posts (Figure 4.9). The RF bandwidth of devices with smallest junction area is reduced due to disproportionally high $C_{cb}$.

Accidental deposits of base metal onto the emitter sidewall have increased $C_{be}$, while emitter end undercut 200 nm per side has decreased the active devices area, further reducing RF bandwidths.

High collector contact resitivity is due to surface contamination. A more thorough surface cleaning procedure (section 3.4) has therefore been integrated into the process.

The breakdown voltage has been successfully increased from 3.7 V to 4.3 V as a result of the surface passivation process that utilized SiN$_x$ (see section 3.5.1). The passivation process has also enhanced yield.
Figure 4.10: Variation of contact resistivity $\rho_c$ to p-InGaAs at different doping levels for metals Mo, W, Ir and Pd [9]. The red line indicates the upper limit for 100 nm collector thickness HBT node $\rho_c = 4 \Omega \mu m^2$.

### 4.3 Scaled TLM Results

With $f_{\text{max}}$ bandwidth of DHBT56J below expectations, a series of experiments exploiting the fast-turnaround scaled TLM process (section 3.6) has been conducted to investigate root causes of high base contact resistivity. At 100 nm collector thickness HBT generation, HBT base contact fabrication needs to yield contact resistivity below $4 \Omega \mu m^2$ [10]. While the contact resistivity of refractory metals to highly doped layers of thick p-InGaAs is low (Figure 4.10), integration into the HBT process has been unsuccessful: an HBT sample fabricated with a Ru contact to a 18 nm thick p-InGaAs base p-doped from $14 \times 10^{19} - 9 \times 10^{19}/cm^3$ has exhibited contact resistivity of $19.2 \Omega \mu m^2$ (Figure 4.11), indicating contamination at the interface from prior processing. Previous TLM experiments at UCSB and published reports [11] indicate better contact resistivity to p-InGaAs with Pd or Pt than with refractories. The
Experimental Results

$\rho_c = 19.2 \, \Omega \cdot \mu m^2$

$R_{sh} = 782 \, \Omega / \square$

Figure 4.11: Measured base TLM resistance as a function of gap spacing on sample HBT65D: 15 nm Ru contact to 18 nm p-InGaAs base with a doping grade from $14 \times 10^{19} - 9 \times 10^{19} / \text{cm}^3$.

Scaled TLM experiments have been therefore executed with Pt as base contact metal that has a shallower interdiffusion depth than Pd.

The effect of processing prior to base metal deposition has been quantified by fabricating scaled TLMs without emitter fabrication. In order to assess the thermal stability of the contacts, samples have been measured before and after a thermal anneal that is identical to the cure required for BCB planarization. Changes to the composition of the base metal stack have been made in an attempt to improve base contact resistivity.
Figure 4.12: (a) Top-down and (b) 85° SEMs of a scaled TLM on sample 121217E fabricated without emitter processing.

4.3.1 Sample 121217E

The fabrication process of scaled TLM and extraction of contact resistivity has been verified on a sample with 25 nm thick p-InGaAs doped at $\approx 1.4 \text{ cm}^3$ on an InP buffer. The sample has been grown in the UCSB MBE on a 2” InP substrate. The sample has been much higher doped than HBT base layers and lacks the doping grade, but it provides a baseline for subsequent scaled TLM samples and a point of comparison to TLMs fabricated with i-line lithography [9]. The TLM pads have been deposited using a PMGI/ZEP EBL lift-off process with a dip in diluted hydrochloric acid as surface preparation just prior to evaporation. Figure 4.12 shows SEMs of TLM structures after fabrication.

The extracted contact resistivity prior to annealing was $1.1 \Omega \mu m^2$. After the 1 h 250 °C anneal, the contact resistivity has increased to $2.5 \Omega \mu m^2$. The achieved contact resistivity is sufficiently low for the HBT scaling node discussed in this work; however, with p-InGaAs doping of the sample much higher than the doping level of an HBT
Figure 4.13: Measured TLM resistance as a function of pad spacing for the sample 121217E.

base, the experimental result is not directly transferable to the HBT process. Also, with the extracted contact resistivity significantly above estimations derived from prior results (Figure 4.10), surface contamination from lithographic processing is suspected.

4.3.2 Scaled TLM Samples with Emitter Processing

Scaled TLMs with emitter-defined gaps have been fabricated: the sample has been cleaved from a commercially grown wafer with HBT layer structure. The base on this sample is 30 nm thick p-InGaAs with a doping grade from $9 \times 10^{19}$ to $5 \times 10^{19}/\text{cm}^3$. Emitter metal has been deposited and emitter stripes have been defined in a dry etch process (section 3.1). A single 30 nm thick sidewall has been deposited after etching the InGaAs emitter cap. The hardmask was not removed. After sidewall formation,
Figure 4.14: SEM of pinched TLM structure on TLMv3D after deposition of TLM electrodes.

the sample containing multiple dies has been diced into several pieces on which several different scaled TLM fabrication campaigns have been executed.

TLMv3D

On this sample, the emitter surface has been prepared with an oxide removal dip 10 s in NH$_4$OH:H$_2$O 1:10 followed by 60 s H$_2$O rinse. The emitter was removed in a wet etch 9 s H$_3$PO$_4$:HCl 4:1. After emitter wet etch, residues have been observed with SEM (Figure 3.6). A solvent clean has partially removed the residues on the critical base surface around the emitter. For the base electrode metal, a stack of 15/12/16/65 nm Pt/Ti/Pd/Au has been lifted off (Figure 4.14) after a deoxidizing dip in HCl:H$_2$O 1:10.

Before the thermal anneal, the measured contact resistivity was 12 Ωμm$^2$. After the anneal, the contact resistivity has increased to 26 Ωμm$^2$ (Figure 4.15).
Experimental Results

Post anneal:
\( \rho_c = 26.0 \ \Omega \cdot \mu m^2 \)
\( R_{sh} = 814.2 \ \Omega/sq \)

Pre anneal:
\( \rho_c = 12.2 \ \Omega \cdot \mu m^2 \)
\( R_{sh} = 809.4 \ \Omega/sq \)

Figure 4.15: Measured TLM resistance as a function of pad spacing for the sample TLMv3D.

Post anneal:
\( \rho_c = 16.31 \ \Omega \cdot \mu m^2 \)
\( R_{sh} = 763 \ \Omega/sq \)

Pre anneal:
\( \rho_c = 3.88 \ \Omega \cdot \mu m^2 \)
\( R_{sh} = 774 \ \Omega/sq \)

Figure 4.16: Measured TLM resistance as a function of pad spacing for the sample TLMv3C.
TLMv3C

Prior to the wet etch, the emitter surface has been oxidized in a UV ozone reactor. The oxide was removed with a 10 s dip in diluted HCl:H₂O 1:10 followed by a 60 s H₂O rinse, substituting the basic oxide removal solution with an acidic one. Wet bench lights have been shut off during the oxide removal and wet etches. SEMs of the sample show no indication of surface contamination (Figure 3.7). The remainder of the fabrication process is identical to TLMv3D.

Before the thermal anneal, the measured contact resistivity was 4 Ωµm², indicating an improvement due to changed surface preparation. After the anneal, the contact resistivity has increased to 16 Ωµm² (Figure 4.16), suggesting thermal contact degradation due to deep interdiffusion of 15 nm Pt with the InGaAs base.

TLMv3O

On TLMv3O, the improved surface preparation has been retained. The thickness of the initial Pt contact layer of the base electrode has been reduced to 3 nm. Instead of Ti, a layer of Al has been accidentally deposited with unknown thickness.

Before the thermal anneal, the measured contact resistivity was 5 Ωµm². After the anneal, TLM structures have exhibited low resistance with almost no dependency on gap spacing, indicating that base electrode metal has diffused through the entire 30 nm thick base (Figure 4.17).
Experimental Results

Figure 4.17: Measured TLM resistance as a function of pad spacing for the sample TLMv3O.

**TLMv3R**

On this sample, the correct metal stack has been deposited. Measured contact resistivity was $3 \Omega \mu \text{m}^2$ before annealing and $10 \Omega \mu \text{m}^2$ after the thermal bake.

**4.3.3 Discussion**

The results of TLMv3R and TLMv3O indicate that an initial base contact layer of 3 nm Pt fully reacts with the base during thermal anneals, losing its property as a diffusion barrier between upper metal layers and InGaAs. With the initial layer of Pt chosen too thick (TLMv3C), ohmic contacts on doping-graded bases are deteriorated as a result of deep interdiffusion [12] that can even potentially short out the base-collector junctions.
In the literature [13], formation of Ti-As compounds at elevated temperatures is reported that degrade the ohmic interface. We suspect the formation of Pt-Ti-As compounds with standard lifted-off 3/12/16/65 nm Pt/Ti/Pd/Au base electrodes during thermal processes that deteriorate the contact. A novel base metal process has been therefore developed that maintains a reactive Pt contact layer to overcome surface contaminants while exploiting the thermally stable refractory metal Ru as a diffusion barrier (section 3.3.4). The initial base contact metal is deposited without any lithographic processing to minimize contaminantion. After forming base contacts, base and emitter semiconductor surfaces are passivated with Al₂O₃ that is thermally grown in an atomic layer deposition process, providing complete surface coverage due to conformal growth.

4.3.4 Scaled TLM Sample with Emitter and Dual-Deposited Base Processing

On sample TLMv3B, the dual-deposition base metalization process has been executed (Figure 4.18). Before the thermal anneal, the measured contact resistivity was 1.5 Ωµm², increasing to 3 Ωµm² after the anneal (Figure 4.19). The contact resistivity yielded on this sample is sufficiently so this process has been used on all subsequent HBT fabrication campaigns.
Figure 4.18: SEM of pinched TLM structure on TLMv3B at $80^\circ$ after fabrication.

Post anneal:
$\rho_c = 3.18 \, \Omega \cdot \mu m^2$
$R_{sh} = 640 \, \Omega/sq$

Pre anneal:
$\rho_c = 1.45 \, \Omega \cdot \mu m^2$
$R_{sh} = 560 \, \Omega/sq$

Figure 4.19: Measured TLM resistance as a function of pad spacing for the sample TLMv3B.
4.4 HBT 64

4.4.1 Epitaxial Design

The wafer HBT64 has been grown by solid source molecular beam epitaxy on a 4” InP substrate by IQE. In comparison to HBT56, the doping of the space charge region in the emitter has been increased from $2 \times 10^{18}$ to $5 \times 10^{18}$/cm$^3$ to reduce source starvation effects. Base thickness was reduced from 30 to 20 nm while doping has been simultaneously increased from $9–5 \times 10^{19}$/cm$^3$ to $11–7 \times 10^{19}$/cm$^3$, resulting in 90 meV conduction band slope. Numerical calculations indicate a base transit time $\tau_b \approx 46$ fs. The collector and subcollector design has not been changed between HBT56 and HBT64. Table 4.2 lists the epitaxial layer structure. Figure 4.20 shows the band diagram under bias at zero and at Kirk collector current density.

4.4.2 Fabrication

Two samples have been fabricated from the wafer: HBT64C and HBT64J. The emitter hardmask removal on 64C has been executed with photoresist planarization. On 64J, the photoresist planarization has been skipped. Two emitter sidewalls (30 nm as deposited) have been formed on both samples. The emitter etch has been prepared on both samples with oxidation in a UV O$_3$ reactor and oxide removal in HCl:DI. Emitter etching time has been reduced from 8 s to 5 s to successfully reduce emitter end undercut (refer to section 3.2.4). The dual base metal process has been executed.
<table>
<thead>
<tr>
<th>T (nm)</th>
<th>Material</th>
<th>Doping (cm$^{-3}$)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>In$<em>{0.53}$Ga$</em>{0.47}$As</td>
<td>$8 \times 10^{19}$ : Si</td>
<td>Emitter Cap</td>
</tr>
<tr>
<td>15</td>
<td>InP</td>
<td>$5 \times 10^{19}$ : Si</td>
<td>Emitter</td>
</tr>
<tr>
<td>15</td>
<td>InP</td>
<td>$5 \times 10^{18}$ : Si</td>
<td>Emitter</td>
</tr>
<tr>
<td>20</td>
<td>In$<em>{0.5}$Ga$</em>{0.5}$As</td>
<td>$11-7 \times 10^{19}$ : C</td>
<td>Base</td>
</tr>
<tr>
<td>13.5</td>
<td>In$<em>{0.53}$Ga$</em>{0.47}$As</td>
<td>$5 \times 10^{16}$ : Si</td>
<td>Setback</td>
</tr>
<tr>
<td>16.5</td>
<td>InGaAs/InAlAs</td>
<td>$5 \times 10^{16}$ : Si</td>
<td>B-C Grade</td>
</tr>
<tr>
<td>3</td>
<td>InP</td>
<td>$3.6 \times 10^{18}$ : Si</td>
<td>Pulse Doping</td>
</tr>
<tr>
<td>67</td>
<td>InP</td>
<td>$5 \times 10^{16}$ : Si</td>
<td>Drift Collector</td>
</tr>
<tr>
<td>7.5</td>
<td>InP</td>
<td>$2 \times 10^{19}$ : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>7.5</td>
<td>In$<em>{0.53}$Ga$</em>{0.47}$As</td>
<td>$4 \times 10^{19}$ : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>300</td>
<td>InP</td>
<td>$1 \times 10^{19}$ : Si</td>
<td>Sub-Collector</td>
</tr>
<tr>
<td>3.5</td>
<td>In$<em>{0.53}$Ga$</em>{0.47}$As</td>
<td>NID</td>
<td>Etch Stop</td>
</tr>
<tr>
<td>$\approx$ 625k</td>
<td>SI InP</td>
<td></td>
<td>Substrate</td>
</tr>
</tbody>
</table>

Table 4.2: Epitaxial Structure Design of HBT64.

Figure 4.20: Numerically calculated band structure of HBT64 for $J_e=0$ mA/μm$^2$ (black) and $J_e=18$ mA/μm$^2$ (blue), $V_{cb}=1$ V, $V_{be}=1$ V, $V_{cb}=0.7$ V. A current spreading factor of $J_e/J_c \approx 1.5$ was assumed.
Figure 4.21: Top-down SEM of a fabricated transistor on sample HBT64J before planarization indicating rough surface in the field.

Figure 4.22: Accidental emitter-to-base shorts on metal 1 interconnect layer (a) before and (b) after dry etch.
Experimental Results

on both samples, only varying the thickness of the initial Pt 1 nm on 64C, 2nm on 64J (section 3.3.4). A passivation layer of thermal Al₂O₃ grown at 200°C for \(\approx 90\) ALD cycles has been formed, resulting in 10 nm thick films. A single base sidewall (30 nm as deposited) was formed in a standard process. The Al₂O₃ has been removed in a wet etch of 1:50 BHF:H₂O for \(\approx 30\) s. Base electrodes of 5/95 nm have been lifted off in a PMGI/CSAR electron beam lithography process: prior to metal deposition, photoresist residues have been removed with an oxygen plasma. Reduced diameter base posts (section 3.3.5) have been deposited. The base contact metal in the field has been removed in a composite dry etch of 40 s Cl₂/O₂ and 25 s Cl₂/Ar. Base/collector mesas have been isolated, collector electrodes were formed after surface clean (section 3.4), collector posts have been lifted off. The transistors were isolated in a selective wet etch: on 64J, the wet etch has left residues in the field on parts of the sample (Figure 4.21): the Ar sputtering step of the base dry etch has been too short, leaving contaminants on the surface that sank down during wet etches. A nitride layer was grown prior to BCB planarization (section 3.5.1). Prior to metal 1 lithography, photoresist residues have been sputtered off base posts and emitter stripes. Accidental shorts of metal 1 between base and emitter interconnect electrodes due to poor photoresist adhesion in that region required a 20 s sputtering etch (20 sccm Ar at 1 Pa, 300 W RF, 50 W bias) to clear out excess metal (Figure 4.22).
4.4.3 DC Characteristics

Base TLM structures have been inadvertently damaged during fabrication: measured resistances do not correlate with gap width. Collector TLMs indicate contact resistivity $\rho_{\text{coll}} \approx 16 \, \Omega \, \mu \text{m}^2$. Emitter access resistivity extracted from RF measurements is $\rho_{\text{em, xs}} \approx 3 \, \Omega \, \mu \text{m}^2$.

Gummel and common-emitter DC characteristics are shown in Figures 4.23 and 4.24. Peak current gain of the device with highest measurable $f_{\text{max}}$ bandwidth is $\approx 16$. Base and collector ideality are similar to sample HBT56.

Floating base breakdown measurements indicate $BV_{CEO} = 4.1 \, \text{V}$ on sample 64J (Figure 4.25).
Figure 4.24: Gummel characteristics for an HBT with 200 nm x 2.9 µm emitter junction area.

Figure 4.25: Common-emitter breakdown measurement with floating base of a transistor with junction area 200 nm x 1.9 µm. $BV_{CEO}$ 4.1 V has been extracted when the emitter current density is 10 kA/cm$^2$. 
Experimental Results

Chapter 4

\[ A_e = 0.2 \cdot 2.9 \, \mu m^2 \]
\[ V_{cc} = 2.0 \, V \]
\[ J_e = 18 \, mA/\mu m^2 \]
\[ f_{\tau} = 480 \, GHz \]
\[ f_{\text{max}} = 1070 \, GHz \]

Gain (dB)

\[ 0 \quad 5 \quad 10 \quad 15 \quad 20 \quad 25 \quad 30 \quad 35 \]

Frequency [GHz]

\[ 1 \quad 10 \quad 100 \quad 1000 \]

---

Figure 4.26: Microwave gains for an HBT with 200 nm x 2.9 \, \mu m emitter junction area. (a) Double logarithmic plot, (b) linear plot of gain-frequency vs frequency. Single pole fit yields \( f_{\tau} \) 470 GHz, \( f_{\text{max}} \) 1070 GHz.

---

Figure 4.27: Variation of \( f_{\tau} \), \( f_{\text{max}} \) and \( C_{cb} \) with \( J_e \) at \( V_{cc} = 2.0 \, V \) for an HBT with 200 nm x 2.9 \, \mu m emitter junction area and 390 nm base-collector mesa width.
4.4.4 Microwave Characteristics

Microwave gains have been obtained from S-parameter measurements from 500 MHz to 67 GHz. On sample 64J, devices with heavily undercut base/collector mesas exhibit highest measurable RF performance (Figure 4.26): a least-squares fit to a single-pole roll-off shows $f_\tau$ 480 GHz, $f_{\text{max}}$ 1070 GHz for a device with emitter junction area 200 nm · 2.9 µm at $V_{ce} = 2$ V, $J_e = 18$ mA/µm$^2$, $P/A_{ej} = 36$ mW/µm$^2$, $V_{cb} = 1.13$ V, $C_{cb}/I_c = 173$ fs/V. The goodness of fit has been validated on a linear scale plot. Figure 4.27 shows variation of $f_\tau$, $f_{\text{max}}$ and $C_{cb}$ on $J_e$. This device has not been electrically stressed: Kirk effect has been observed on other devices at $J_e = 19$ mA/µm$^2$ where $f_\tau$ drops to 95% of its peak value.

Smaller footprint devices on 64J exhibit higher $f_\tau$, but calibration artifacts in measured Mason’s unilateral gain thwart attempts to reliably extract $f_{\text{max}}$ bandwidth (Figure 4.28).

A small signal equivalent hybrid-π circuit has been developed from RF measurements of the device shown in Figure 4.26 exhibiting good agreement between measured and simulated S parameters (Figure 4.29).

On sample 64C, $f_\tau$ 480 GHz and $f_{\text{max}}$ 910 GHz bandwidths have been observed on a transistor with emitter junction area 220 nm · 2.9 µm at $V_{ce} = 1.85$ V, $J_e = 18$ mA/µm$^2$, $P/A_{ej} = 33.3$ mW/µm$^2$, $V_{cb} = 0.98$ V, $C_{cb}/I_c = 305$ fs/V.
Figure 4.28: Microwave gains for an HBT with 170 nm x 1.9 µm emitter junction area. (a) Double logarithmic plot with unilateral gain of device in figure 4.26 drawn for comparison, (b) linear plot of gain-frequency vs frequency. Single pole fit yields $f_\tau$ 510 GHz.

4.4.5 TEM Analysis

Transmission electron micrographs have been obtained from sample HBT64A, a sample fabricated by Han-Wei Chiang using the conventional lifted-off base process exhibiting a maximum $f_{\text{max}}$ 667 GHz and $f_\tau$ 476 GHz, HBT64C and HBT64J. A composite image created from four separate TEMs comparing HBT64A with lifted-off base contacts to HBT64J with dual deposited base contacts is shown in Figure 4.31. The entire cross-section and a cutout of the emitter-base region is shown in Figure 4.33 for HBT64C and in Figure 4.32 for HBT64J. The interdiffusion depth of the base metal is $\approx 3.1$ nm for 1 nm thick Pt base contact layer on HBT64C and $\approx 6$ nm for 2 nm thick Pt base contact layer on HBT64J.
Figure 4.29: (a) A hybrid-π equivalent circuit for the HBT at peak $f_{\text{max}}$ performance. (b) Comparison of (solid line) measured S-parameters of Figure 4.26 and (x) simulated S-parameters from 0.5 to 67 GHz.
Experimental Results

Figure 4.30: Microwave gains for an HBT with 220 nm x 2.9 µm emitter junction area. (a) Double logarithmic plot, (b) linear plot of gain-frequency vs frequency. Single pole fit yields $f_\tau \approx 480$ GHz, $f_{\text{max}} \approx 910$ GHz.

Figure 4.31: Composite TEMs of sample with base fabricated using lifted-off base contact technology (left, HBT64A) and dual-deposited base contact technology (right, HBT64J).
Figure 4.32: Cross-sectional TEM of (a) the complete HBT with 200 nm x 2.9 µm emitter junction area and (b) the emitter-base region of the same device on sample 64J.

4.4.6 Discussion

Very high $f_{\text{max}}$ bandwidth has been observed on HBT64J that was enabled by improved base ohmics due to the dual-deposition base metal process: RF measurements indicate a total base contact resistivity of $\approx 4 \, \Omega \mu\text{m}^2$, better than any previous sample with lifted-off base contact metalization has yielded. The extracted base contact resistivity on 64C is $\approx 4 \, \Omega \mu\text{m}^2$. Incomplete surface coverage of 1 nm Pt contact layer has increased base contact resistivity on 64C despite shallower interdiffusion, i.e. higher doping at the metal-semiconductor interface.

The sheet resistivity of the base electrodes has been reduced from $1 \, \Omega/\square$ on 56J to $0.4 \, \Omega/\square$ on 64C and 64J as a result of dual-deposition base metal process. With
Figure 4.33: Cross-sectional TEM of (a) the complete HBT with 150 nm x 2.9 µm emitter junction area and (b) higher-magnification cutaway of the emitter-base region marked with red dotted rectangle in (a) on sample 64C.
the heavily undercut base/collector mesa on 64J, the fictitious contact resistivity due to the finite resistance of the base electrodes has been reduced from $\approx 3 \Omega \mu m^2$ on 56J to $\approx 0.7 \Omega \mu m^2$ on 64J and $\approx 1.4 \Omega \mu m^2$ on 64C on highest RF bandwidth HBTs ($L_e = 3 \mu m$).

Reduction in parasitic capacitances achieved by shrinking the base post, undercutting the base post, reducing the undercut of emitter ends and a thinned base has further improved highest $f_r$ bandwidth from 440 GHz on 56J to 550 GHz on both 64J and 64C.

Current gain has been maintained on 64J and 64C despite increased base doping and subsequently reduced bulk current gain: estimations for the current gain due to bulk recombinations predict a 40% decrease from 56 to 64 ($\beta_{\text{bulk}} = \tau_n/\tau_b \propto t_b^{-0.5} n_a^{-2}$, minority carrier lifetime $\tau_n \propto n_a^{-2}$ due to Auger from $n_a$ base doping concentration, base transit time $\tau_b \propto t_b^{0.5}$ with base thickness $t_b$). The Al$_2$O$_3$ layer deposited as part of the dual-deposition base metalization process has completely covered all sensitive base/emitter surfaces, thereby passivating and protecting it from damage in subsequent processing. Steeper base doping grade has further reduced emitter-base surface currents, resulting in maintained overall current gain.

Wet etching issues during base/collector mesa and device isolation have decreased yield on 64J. We suspect either incomplete removal of etch residues during the sputtering base metal dry etch or contamination of etchants/glassware.

Reduced InP emitter wet etching times and poor dimension control of the emit-
ter metal dry etch have increased junction widths, yielding only devices with $w_c > 160\,\text{nm}$. Narrower junction width HBTs are expected to exhibit higher bandwidths.

Insufficient calibration structures have limited $f_{\text{max}}$ extraction on small footprint devices. The mismatch of $\Re(Y_{12})^{-1}$ to the $50\,\Omega$ measurement system has limited measurement accuracy.
REFERENCES

References


REFERENCES


Chapter 5

Conclusions

5.1 Accomplishments

On the road to highly-scaled heterobipolar transistors with highest RF bandwidths, key features have been added to the manufacturing process that have enabled significant narrowing of base/collector widths while yielding low contact contact resistivities to emitter and base and reduced device parasitics.

Electron beam lithography has been exploited for the formation of well-aligned, narrow base electrodes and base/collector mesas. High resolution (10 nm) and excellent emitter-to-base alignment (sub-30 nm) has been achieved by optimization of pattern writing strategies and promixity effect correction. Radiation damage of EBL resist has been identified as root cause of failure in base lift-off processes. With radiation doses reduced to acceptable levels, two samples have been fabricated yielding
substantially increased $f_{\text{max}}$ bandwidth [1, 2].

Extraneously high base contact resistivity has been identified as the main limitation on $f_{\text{max}}$ bandwidth. This has motivated the development of a scaled TLM process that is similar to both HBT fabrication and dimensions, but has very fast turn-around times. The scaled TLM process has enabled a series of experiments that have shed light on multiple issues limiting base contact resistivity: contaminants to the base semiconductor have been inadvertently introduced in prior processing. Furthermore, it has been found that the Pt contact layer to the base is an insufficient diffusion barrier between the InGaAs base and metals of the base electrodes.

The results of scaled TLM experiments have culminated in the development of a novel dual-deposition base metalization process that shows superior contact resistivity and thermal stability in comparison to conventional \{Pd,Pt\}/Ti/Pd/Au contacts: immediately after removing the InP emitter, base contact metalization is deposited without any lithographic patterning so as to maintain a pristine semiconductor surface for the ohmic interface. A composite metal stack of platinum and ruthenium is exploited: a controllably shallow reaction between an ultrathin layer of platinum and the base semiconductor moves the ohmic interface away from the surface. With the upper metal layer ruthenium as a diffusion barrier, low contact resistivity below $4 \Omega \mu \text{m}^2$ is maintained even after high temperature processing.

It has been shown that finite sheet resistance $R_{\text{sh}}$ of the base electrodes imposes further limitations on $f_{\text{max}}$ bandwidth: an expression relating the sheet resistance to a
Conclusions

Chapter 5

Ficticious base contact resistivity $\rho_{\text{Base Metal}} \propto R_{sh} L_e^2$ has been derived and numerically verified with a finite-element circuit modeling the 2D transistor. For the HBT with highest RF bandwidth on sample 56J, approximately $3 \Omega \mu m^2$ base contact resistivity is only due to the finite resistance of the base electrodes. Fabrication of thicker, more conductive base electrodes has been made possible with the dual-deposited base metalization process: the addition of a third sidewall mitigated risk of base-emitter shorts caused by accidental base metal deposits onto thin emitter sidewalls. With aggressive undercut of the base/collector mesa, the influence of base electrodes on $f_{\text{max}}$ bandwidth has been significantly reduced, i.e. the ficticious contact resistivity has been decreased to $0.4 \Omega \mu m^2$.

Further deficiencies of the fabrication process that limit RF bandwidth have been identified and resolved: on highly scaled devices, the ends of the emitter stripe have been severely undercut along fast etch facets. This has reduced active device area, resulting in increased $C_{cb}/I_c$ respectively $C_{je}/I_c$ that degraded RF bandwidth particularly on small footprint transistors. Non-scaled base posts have amounted for $> 60\%$ of $C_{cb}$ capacitance, greatly reducing transit frequencies. The fabrication process has been modified to reduce both effects.

Passivation of base/collector junctions with a dip in diluted hydrochloric acid and subsequent encapsulation with PECVD SiN$_x$ has increased breakdown voltage $BV_{CEO}$ from $3.7 \text{ V}$ [1] to $4.3 \text{ V}$ [2].

The design and process improvements have been demonstrated on sample 64J
on which the base has been thinned to 20 nm while the doping grade was increased to 11–7 × 10¹⁹/cm³. Transistors exhibited \( f_\tau \) 480 GHz and \( f_{\text{max}} \) well above 1 THz at \( w_e = 200 \) nm emitter width. With simultaneous emitter access resistivity 3 Ωµm² and base contact resistivity 4 Ωµm², key roadmap milestones for the 100 nm thick collector HBT generation have been met [3].

5.2 Future Work

As of 2015, no immediate physical constraints are observable that would prevent the realization of further scaled heterobipolar transistors with RF bandwidths well beyond of what has been demonstrated in this work: scaling laws remain valid. However, the fabrication of such devices will continue to be challenging.

Precise control of key device dimensions is critical for scaling. In this work, the dry-etch process for forming the high aspect ratio \( \approx 5:1 \) refractory metal emitter electrodes has shown poor repeatability: despite various efforts to calibrate and stabilize the process, the width of the emitter electrode remains very sensitive to ill-controlled external parameters affecting the dry etch. In addition, the emitter junction width has been inadvertently increased further as a result of shortening wet etch times for reducing the undercut of emitter ends. Both effects have resulted in increased emitter width by \( \approx 100 \) nm. A modified process is therefore required for forming emitter metal stripes and etching emitter semiconductor layers that will restore precise emitter width control. Efforts are underway at UCSB to develop a new emitter metal
process: emitter stripes are formed by etching high aspect ratio trenches etched into amorphous Si. These trenches are then filled with conformally grown metal. The sample is planarized and silicon in the field is removed. Unlike the composite TiW/W dry etch used in this work, high aspect ratio dry etching processes for amorphous silicon have a high degree of control over sidewall slopes and can yield narrow, deep trenches.

The electron beam lithography process that has been developed for base formation will remain usable for several scaling generations: with adjustments to the pattern writing conditions at the expense of writing time and lithographic process parameters (resist thickness etc.), base electrodes can be formed with base-to-emitters alignment errors below 10 nm and simultaneously enhanced resolution.

Decreased base contact resistivity requires simultaneously reduced base electrode sheet resistance: adjustments to the composition and thickness of the third sidewall around the emitter metal can enable lift-off deposition of thicker, more conductive base electrodes.

Reducing ohmic contact resistivity for emitter and base electrodes remains crucial for successful scaling. Better emitter contact resistivity is obtainable by substituting the InGaAs emitter cap either with a thin layer of lattice-mismatched lower bandgap InAs [4], or with InGaAs that has higher In content [5].

Base contact resistivity can be improved by increasing base doping [4] at the expense of current gain. With additional current gain degradation due to increased
perimeter to area ratio $\propto 1/w_e$ between successive scaling generations, maintaining or improving current gain requires reduced doping concentration of the intrinsic base (underneath the emitter) and very high doping of the extrinsic base (underneath the contacts). Decoupling base doping concentrations is possible by regrowing either highly doped base semiconductor, or the moderately doped emitter semiconductor.

The dual-deposition base metalization process has demonstrated low contact resistivity. The surface morphology of the base semiconductor prior to formation of ohmic contacts is not well understood though: further investigations are therefore required that might give insight into chemical reaction mechanisms of prior processing steps and might yield a more effective surface preparation. Also, the dual deposition process requires a sputtering dry etch that quickly removes InGaAs alongside Pt: substituting the sputtering step with a more chemical dry etch will allow selective removal of Pt without potentially damaging the semiconductor on which subcollector contacts are deposited.

With increased perimeter to area ratio, surface effects will become more dominant on scaled devices, necessitating improved surface passivation techniques to suppress such effects.

Inadequate calibration methods and waveguide structures on samples 64C and 64J have caused artifacts in the measurements of Mason’s unilateral gain on small footprint devices, invalidating attempts to reliably extract $f_{\text{max}}$ bandwidth. Back-end processing has been therefore extended to enable fabrication of microstrip waveguide
structures by addition of a second metal layer \cite{6}, enabling full on-wafer multi-LRRM calibration and de-embedding. Probe spacing is greatly increased with microstrip waveguide structures, further enhancing measurement accuracy.
References


