ECE225/125
High-Speed Digital Integrated Circuit Design

University of California, Santa Barbara
Department of Electrical and Computer Engineering
Winter 2008

Course Description:
Advanced digital VLSI design: CMOS scaling, nanoscale issues including variability, thermal management, interconnects, reliability; non-clocked, clocked and self-timed logic gates; clocked storage elements; high-speed components, PLLs and DLLs; clock and power distribution; memory systems; signaling and I/O design; low-power design; device-circuit co-design with non-classical CMOS and emerging nanoelectronics.

Class Room/Schedule: PHELP 1437 Tue & Thu 4:00PM-5:50PM

Instructor: Prof. Kaustav Banerjee, Room 4151, Harold Frank Hall
Email: kaustav@ece.ucsb.edu
URL: http://www.ece.ucsb.edu/Faculty/Banerjee/
Office Hours: Fri 1:00PM-2:00PM or appointment by email.

Teaching Assistant: Chaitanya Kshirsagar, Room 2152C, Harold Frank Hall
Email: chaitanya@ece.ucsb.edu

Text: Several books will be used for different sub-topics. The ECE 124A text book (by Weste and Harris) is recommended as a reference.

References: To be posted on the class homepage:
http://www.ece.ucsb.edu/courses/ECE125/125_W08Banerjee/default.html

Software: MMI: Max and Sue VLSI layout tools, Avanti HSPICE, Mentor Graphics: XCallibre, and Model Sim Suites

Prerequisites: ECE124A or equivalent, ECE 132 or equivalent

Grading: Will be based on assignments, exams and a final project
Assignments: 30%
Midterm: 30%
Final Project: 40%

Note:
- Late assignments will be penalized (20% per day).
- Must complete all assignments and project to pass.
- A mid-quarter report is needed on the final project.