

# UNIVERSITY OF CALIFORNIA, SANTA BARBARA

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

CIRCUITS & ELECTRONICS II ECE 137B

PROFESSOR THEOGARAJAN

MIDTERM EXAM II, MAY 26, 2010

Name: MODEL ANSWER

This is open book and open notes exam. For all questions make reasonable approximations. All design curves are given at the back of the exam. Show all your work, any answers without explanations will not be given credit. GOOD LUCK!

Answer the questions in the spaces provided on the question sheets. If you run out of room for an answer, continue on the back of the page.

| Question | Points | Score |
|----------|--------|-------|
| 1        | 100    |       |
| Total:   | 100    |       |

1.

### Question 1: 100points

(a) (10 points) Calculate the small-gain, in terms of device parameters, of the differential amplifier shown in figure 1. *Transistors  $M_{Bn1}$ ,  $M_{Bn2}$ ,  $M_{Bn3}$ ,  $M_{Bp1}$ ,  $M_{Bp2}$  and  $M_{Bp3}$  are there for biasing purposes and do not play a role in the gain calculation*




Figure 1: A telescopic cascode amplifier

$$\text{Gain} = g_{m1} \cdot R_{out}$$

$$R_{\text{out}} = \left( g_{m_{n_2}} r_{o_{n_2}} r_{o_{i2}} \right) // \left( g_{m_{p_4}} r_{o_{p_4}} r_{o_{p_3}} \right)$$

ECE 137B

Midterm Exam (Continued)

May 26, 2010

contd..

- (b) (20 points) Given that the gain of the amplifier needs  $\geq 70dB$  and the unity gain bandwidth  $\geq 2MHz$ , what is the bias current needed for this amplifier. Assume that the most dominant capacitance is the load capacitor

Unity gain B.W = DC gain \* dominant pole location

$$= \frac{g_{mi1,2}}{2\pi C_L} \geq 2MHz$$

$$\therefore g_{mi1,2} \geq 62.8 \mu S \Rightarrow \boxed{g_{mi1,2} \geq 6.28 \times 10^{-5} S}$$

Using Figure 2 (Note that there is no single answer for this design problem)

$$I_{density} \geq 3.5 \text{ mA}/\mu m$$

per input device

If we pick  $I_{bias} = 8 \mu A$  (4mA/device), we need to make sure that the gain condition is satisfied

$$\text{At } 4\text{mA}, g_{mi1,2} \approx 6.5 \times 10^{-5}$$

$$\text{but gain} = g_{mi1,2} [g_{mn2} r_{on2} r_{on12} // g_{mp4} r_{op4} r_{op3}] \geq 70dB$$

$$\therefore R_{out} = g_{mn2} r_{on2} r_{on12} // g_{mp4} r_{op4} r_{op3} \geq 48.65 M\Omega$$

From Figure 3:  $g_{mn2} r_{on2} \approx 80$  (for  $L=360nm$ )

From Figure 4:  $r_{on12} \approx 1.5 M\Omega$  (for  $L=360nm$ )

From Figure 7:  $g_{mp4} r_{op4} = 68$  (For  $L=360nm$ )

From Figure 8:  $r_{op3} = 2 M\Omega$  (For  $L=360nm$ )

You can choose  
 $L=540nm$   
to boost  $R_{out}$

This yields  $\underline{R_{out} = 63.75 M\Omega} = \text{satisfies gain requirement}$

$\therefore \boxed{I_{bias} = 8 \mu A}$  (4mA per input device)

- (c) (20 points) Given that the output quiescent operating point needs to be at  $V_{dd}/2$  size transistors  $M_{BP3}$ ,  $M_{LP1}$ ,  $M_{LP2}$ ,  $M_{LP3}$  and  $M_{LP4}$  and the K factor.

We want  $V_{SG_{LP_1}} + V_{SG_{BP_3}} = \frac{V_{DD}}{2} = 0.9V$   
Using figure 9

For current / branch = 4mA in  $MLP_1$ , it corresponds to

$V_{SG} = 0.7V$  (For 1 $\mu m$  device) or 0.5V (for 10 $\mu m$  device)  
 $L = 360nm$

∴ we can size  $\left[ \left( \frac{W}{L} \right)_{MLP_1} = \left( \frac{W}{L} \right)_{MLP_3} = \left( \frac{10\mu m}{0.36\mu m} \right) \right]$

To make  $V_{SG_{BP_3}} = 0.9 - 0.5 = 0.4V$ , we must lower the

current density flowing through  $MBP_3$

we can pick  $\boxed{K = 0.1}$  ( $I_{density} = 4 \times 10^{-7} A/\mu m$ )

&  $\left[ \left( \frac{W}{L} \right)_{MBP_3} = \left( \frac{10\mu m}{0.36\mu m} \right) \right]$  to yield  $V_{SG} = 0.4V$

$MLP_2$  &  $MLP_4$  can be sized the same as  $\left( \frac{W}{L} \right)_{MLP_1}, MLP_3$

∴  $\left[ \left( \frac{W}{L} \right)_{MLP_2} = \left( \frac{W}{L} \right)_{MLP_4} = \left( \frac{10\mu m}{0.36\mu m} \right) \right]$

ECE 137B

Midterm Exam (Continued)

May 26, 2010

contd..

- (d) (20 points) Given the gain requirement and the lowest input common voltage is 400mV what are the sizes of transistors  $M_{i1}$  and  $M_{i2}$

$$V_{ic_{min}} = 0.4V = V_{dsM_{i2}} + V_{gsin}$$

We can make  $M_{i2}$  operate in subthreshold &  $V_{dsM_{i2}} \approx 100mV$

& we want  $V_{gsin} = 300mV$  & at the same time support 4mA of current through each device.

For  $V_{gs} = 300mV$ ,  $I_{density} = 1.5 * 10^8 A/\mu m^2 = 15 nA/\mu m$  (figure 5)

& we want

|  |
|--|
| $W_{i1} = W_{i2} = \frac{4mA}{15 nA/\mu m} \approx 266.67 \mu m$ |
| $L_{i1} = L_{i2} = 360nm \text{ (or } 540nm\text{)}$             |

ECE 137B

Midterm Exam (Continued)

May 26, 2010

contd...

- (e) (20 points) Size the transistors  $M_{Bn2}$ ,  $M_{Bn3}$ ,  $M_{Bp1}$  and  $M_{Bp2}$  so the pmos cascode is optimally biased (i.e. maximum allowable swing) given  $V_{dssat} = 200mV$  for strong-inversion and  $V_{dssat} = 100mV$  for sub-threshold.

$MLP_1$  is in subthreshold & :  $V_{dSSat} = 100mV$

∴ we want  $V_{sg, MLP_2} = 1.8 - 0.1 - 0.5 = 1.2V$

∴ we want  $V_{sg, MBP_2} = 0.6V$   
 (bec.  $MLP_2$  has same size & carrying same current as  $MLP_1$  & has  $V_{sg} = 0.5V$ )

we also know that  $V_{sg, MBP_1} = 0.5V$

From figure 9 we see that  $V_{sg, MBP_2} = 0.6V$  if  $I_{density} \approx 2MA/\mu m$  ( $L = 360nm$ )

∴ we can make  ~~$\frac{(W)}{L}_{MBP_2} = \frac{I}{4\mu m}$~~   $\left[ \frac{(W)}{L}_{MBP_2} = \frac{I}{0.36\mu m} \right]$ , IF we ensure

that the current flowing through it =  $2MA$ .

The current is determined by  $MBP_1$  & the current mirror ratio

$M_{Bn2} : M_{Bn3}$

∴  $V_{sg, MBP_1} = 0.5V$  ∴  $I_{density} = 5 * 10^{-7} MA/\mu m$

∴ we can size  $\left[ \frac{(W)}{L}_{MBP_1} = \frac{4\mu m}{0.36\mu m} \right]$  & ∴  $I_{MBP_2} = 2MA$  if

The current mirror ratio is 1:1

To size  $M_{Bn2}$  &  $M_{Bn3}$ , they have current =  $2MA$  flowing through them & also note that  $V_{dSSat, MBn3} = 1.2V$  which will be different than

$V_{dSSat, MBn2}$

contd...

It is better to have them operate in subthreshold such that they have better  $r_o$  & thus less variation to  $V_{ds}$

For  $I = 2 \mu A$   $\Rightarrow$  we can make  $w_{Bn2} = w_{Bn3} = 10 \mu m$  to make  $I_{density} = 2 \times 10^{-7} A/\mu m$

$$\sim \left[ \left( \frac{w}{L} \right)_{M_{Bn2}} = \left( \frac{w}{L} \right)_{M_{Bn3}} = \frac{10 \mu m}{0.36 \mu m} \right]$$

(f) (10 points) Size the transistors  $M_{c1}$ ,  $M_{c2}$ ,  $M_{casn1}$ ,  $M_{casn2}$  and  $M_{Bn1}$ , given the bias current requirements of your amplifier.

$M_{12}$ ,  $M_{13}$  &  $M_{23}$  are in subthreshold

for optimal biasing we want

$$V_{gMn} = 0.2 + V_{gSc} \cancel{a}_{n_2}$$

$$= c \cdot I + V_3 S M B n,$$

$$\therefore I_{b \text{ bias}} = 8 \text{ mA} \Rightarrow I_{M_{Bn_1}} = 8 \text{ mA}$$

$$I_{\text{Cash}_{f,2}} = 4 \text{ mA}$$

we can make

$$\left(\frac{w}{L}\right)_{Measn_1} = \left(\frac{w}{L}\right)_{Measn_2} = \left\{ \frac{10 \text{ m}}{0.56 \text{ m}} \right\} \text{ Leading}$$

To current density  $\approx 4 \times 10^{-7} \text{ A/m}^2$  &  $V_{GS, Casn1,2} = 420 \text{ mV}$

This means  $V_{GS, MBn_1} = 520 \text{ mV}$  &  $I_{MBn_1} = 8 \mu\text{A}$

For  $V_{GS} = 52 \text{ mV}$ , the required current density =  $3.14 \text{ A/mm}^2$  (figs)

$$\left( \frac{w}{L} \right)_{MBn_1} = \frac{8/3}{0.36} \approx \frac{2.67}{0.36} \mu m$$

For NMOS Devices








Figure 2: NMOS:  $g_m$  vs.  $I_{ds}/\mu m$


For PMOS Devices:


Figure 3: NMOS:  $g_{mro}$  vs.  $I_{ds}/\mu\text{m}$

Figure 4: NMOS:  $r_o$  vs.  $I_{ds}/\mu m$

Figure 5: NMOS:  $I_{ds}/\mu\text{m}$  vs.  $V_{gs}$

Figure 6: PMOS:  $g_m$  vs.  $I_{ds}/\mu m$

Figure 7: PMOS:  $g_m r_o$  vs.  $I_{ds}/\mu\text{m}$

Figure 8: PMOS:  $r_o$  vs.  $I_{dS}/\mu m$




Figure 9: PMO<sub>C</sub>  $I_{ds}/\mu\text{m}$  vs.  $V_{gs}$