

UNIVERSITY OF CALIFORNIA, SANTA BARBARA

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

CIRCUITS & ELECTRONICS II ECE 137B

PROFESSOR THEOGARAJAN

MIDTERM EXAM II, MAY 26, 2010

Name: MODEL ANSWER

This is open book and open notes exam. For all questions make reasonable approximations. All design curves are given at the back of the exam. Show all your work, any answers without explanations will not be given credit. GOOD LUCK!

Answer the questions in the spaces provided on the question sheets. If you run out of room for an answer, continue on the back of the page.

Question	Points	Score
1	100	
Total:	100	

1.

Question 1: 100points

- (a) (10 points) Calculate the small-gain, in terms of device parameters, of the differential amplifier shown in figure 1. Transistors M_{Bn1} , M_{Bn2} , M_{Bn3} , M_{Bp1} , M_{Bp2} and M_{Bp3} are there for biasing purposes and do not play a role in the gain calculation




Figure 1: A telescopic cascode amplifier

$$\text{Gain} = g_{m_{1,2}} \cdot R_{out}$$

$$R_{out} = (g_{m_{n2}} r_{on2} r_{o_{n2}}) \parallel (g_{m_{p4}} r_{op4} r_{op3})$$

contd..

- (b) (20 points) Given that the gain of the amplifier needs $\geq 70dB$ and the unity gain bandwidth $\geq 2MHz$, what is the bias current needed for this amplifier. Assume that the most dominant capacitance is the load capacitor

Unity gain B.W = DC gain * dominant pole location

$$= \frac{g_{m_{1,2}}}{2\pi C_L} \geq 2MHz$$

$$\therefore g_{m_{1,2}} \geq 62.8 \mu S \Rightarrow \boxed{g_{m_{1,2}} \geq 6.28 \times 10^{-5} S}$$

Using Figure 2 (Note that there is no single answer for this design problem)

$$I_{density} \geq 3.5 \text{ MA}/\mu\text{m}$$

per
input
device

If we pick $I_{bias} = 8 \text{ MA}$ (4MA/device), we need to make sure that the gain condition is satisfied

$$\text{At } 4 \text{ MA}, g_{m_{1,2}} \approx 6.5 \times 10^{-5}$$

$$\text{but gain} = g_{m_{1,2}} [g_{m_{n2}} r_{on2} r_{oniz} \parallel g_{m_{p4}} r_{op4} r_{op3}] \geq 70dB$$

$$\therefore R_{out} = g_{m_{n2}} r_{on2} r_{oniz} \parallel g_{m_{p4}} r_{op4} r_{op3} \geq 48.65 \text{ M}\Omega$$

$$\text{From Figure 3: } g_{m_{n2}} r_{on2} \approx 80 \quad (\text{for } L=360\text{nm})$$

$$\text{From Figure 4: } r_{oniz} \approx 1.5 \text{ M}\Omega \quad (\text{for } L=360\text{nm})$$

$$\text{From Figure 7: } g_{m_{p4}} r_{op4} = 68 \quad (\text{for } L=360\text{nm})$$

$$\text{From Figure 8: } r_{op3} = 2 \text{ M}\Omega \quad (\text{for } L=360\text{nm})$$

you can choose
 $L=540\text{nm}$
to boost R_{out}

This yields $R_{out} = 63.75 \text{ M}\Omega$ $\hat{=}$ satisfies gain requirement

$$\boxed{I_{bias} = 8 \text{ MA}} \quad (4 \text{ MA per input device})$$

- (c) (20 points) Given that the output quiescent operating point needs to be at $V_{dd}/2$ size transistors M_{BP3} , M_{LP1} , M_{LP2} , M_{LP3} and M_{LP4} and the K factor.

We want $V_{SG_{LP1}} + V_{SG_{BP3}} = \frac{V_{DD}}{2} = 0.9V$
 Using Figure 9

For current/branch = $4\mu A$ in M_{LP1} , it corresponds to $V_{SG} = 0.7V$ (For $1\mu m$ device) or $0.5V$ (for $10\mu m$ device)
 $L = 360nm$ $L = 360nm$

\therefore we can size $\left[\left(\frac{W}{L} \right)_{M_{LP1}} = \left(\frac{W}{L} \right)_{M_{LP3}} = \left(\frac{10\mu m}{0.36\mu m} \right) \right]$

To make $V_{SG_{BP3}} = 0.9 - 0.5 = 0.4V$, we must lower the current density flowing through M_{BP3}

we can pick $[K = 0.1]$ ($I_{density} = 4 \times 10^{-7} A/\mu m$)

$\&$ $\left[\left(\frac{W}{L} \right)_{M_{BP3}} = \left(\frac{10\mu m}{0.36\mu m} \right) \right]$ to yield $V_{SG} = 0.4V$

M_{LP2} & M_{LP4} can be sized the same as $\left(\frac{W}{L} \right)_{M_{LP1}}, M_{LP3}$

$\therefore \left[\left(\frac{W}{L} \right)_{M_{LP2}} = \left(\frac{W}{L} \right)_{M_{LP4}} = \frac{10\mu m}{0.36\mu m} \right]$

contd..

- (d) (20 points) Given the gain requirement and the lowest input common voltage is 400mV what are the sizes of transistors M_{i1} and M_{i2}

$$V_{ic_{min}} = 0.4V = V_{ds_{M_{i2}_{min}}} + V_{gs_{in}}$$

we can make M_{i2} operate in subthreshold & $V_{ds_{M_{i2}_{min}}} \approx 100mV$

\therefore we want $V_{gs_{in}} = 300mV$ & at the same time support $4\mu A$ of current through each device.

For $V_{gs} = 300mV$, $I_{density} = 1.5 \times 10^{-8} A/\mu m = 15 nA/\mu m$ (figure 5)

\therefore we want

$$\begin{aligned} W_{i1} = W_{i2} &= \frac{4\mu A}{15 nA/\mu m} \approx 266.67 \mu m \\ &\& L_{i1} = L_{i2} = 360 nm \quad (\text{or } 540 nm) \end{aligned}$$

contd...

- (e) (20 points) Size the transistors M_{Bn2} , M_{Bn3} , M_{Bp1} and M_{Bp2} so the pmos cascode is optimally biased (i.e. maximum allowable swing) given $V_{dssat} = 200mV$ for strong-inversion and $V_{dssat} = 100mV$ for sub-threshold.

M_{LP1} is in subthreshold & $V_{dsat} = 100mV$

\therefore we want $V_{g_{M_{LP2}}} = 1.8 - 0.1 - 0.5 = 1.2V$

\therefore we want $V_{sg_{M_{BP2}}} = 0.6V$

(bec M_{LP2} has same size & carry same current as M_{LP1} & has $V_{sg} = 0.5V$)

we also know that $V_{sg_{M_{BP1}}} = 0.5V$

From figure 9 we see that $V_{sg_{M_{BP2}}} = 0.6V$ if $I_{density} \approx 2MA/\mu m$ ($L=360nm$)

\therefore we can make $\frac{W}{L}_{M_{BP2}} = \frac{I_{density}}{0.36A/\mu m}$, IF we ensure that the current flowing through it = 2MA

The current is determined by M_{BP1} & the current mirror ratio $M_{Bn2} : M_{Bn3}$

$\therefore V_{sg_{M_{BP1}}} = 0.5V \approx I_{density} = 5 \times 10^{-7} MA/\mu m$

\therefore we can size $\frac{W}{L}_{M_{BP1}} = \frac{4 \mu m}{0.36 \mu m}$ & $I_{M_{BP2}} = 2MA$ if

The current mirror ratio is 1:1

To size M_{Bn2} & M_{Bn3} , they have current = 2MA flowing through them & also note that $V_{ds_{M_{Bn3}}} = 1.2V$ which will be different than

$V_{ds_{M_{Bn2}}}$

contd...

~ It is better to make them operate in subthreshold such that they have better r_o & thus less variation to V_{ds}

For $I = 2 \mu A$, we can make $W_{Bn2} = W_{Bn3} = 10 \mu m$ to make $I_{density} = 2 \times 10^{-7} A/\mu m$

$$\sim \left(\frac{W}{L} \right)_{M_{Bn2}} = \left(\frac{W}{L} \right)_{M_{Bn3}} = \frac{10 \mu m}{0.36 \mu m}$$

- (f) (10 points) Size the transistors M_{c1} , M_{c2} , M_{casn1} , M_{casn2} and M_{Bn1} , given the bias current requirements of you amplifier.

M_{i1} , M_{i2} & M_{c2} are in subthreshold

∴ for optimal biasing we want

$$\begin{aligned} V_{g_{MBn1}} &= 0.2 + V_{g_{Scasn2}} \\ &= 0.1 + V_{g_{SMBn1}} \end{aligned}$$

$$\therefore I_{bias} = 8 \mu A \Rightarrow I_{MBn1} = 8 \mu A$$

$$I_{Casn1,2} = 4 \mu A$$


we can make $\left(\frac{W}{L}\right)_{M_{casn1}} = \left(\frac{W}{L}\right)_{M_{casn2}} = \frac{10 \mu m}{0.36 \mu m}$ Leading

to current density of $4 \times 10^{-7} \text{ A}/\mu m$ & $V_{g_{Scasn1,2}} = 420 \text{ mV}$

This means $V_{g_{SMBn1}} = 520 \text{ mV}$ & $I_{MBn1} = 8 \mu A$

For $V_{g_s} = 520 \text{ mV}$, the required current density = $3 \mu A/\mu m$ (Figs

$$\therefore \left(\frac{W}{L}\right)_{MBn1} = \frac{8/3}{0.36} \approx \frac{2.67 \mu m}{0.36 \mu m}$$



For NMOS Devices




Figure 2: NMOS: g_m vs. $I_{ds} / \mu m$

For PMOS Devices:




Figure 3: NMOS: $g_m r_o$ vs. $I_{ds} / \mu m$




Figure 4: NMOS: r_o vs. $I_{ds}/\mu m$




Figure 5: NMOS: $I_{ds}/\mu m$ vs. V_{gs}




Figure 6: PMOS: g_m vs. $I_{ds}/\mu m$




Figure 7: PMOS: g_{mro} vs. $I_{ds}/\mu m$




Figure 8: PMOS: r_o vs. $I_{ds}/\mu m$




Figure 9: PMOS $I_{ds} / \mu m$ vs. V_{gs}