


Notes 04/19/2010

Last-Class  $\rightarrow$  MOS Capacitance

OP-AMP DESIGN




Open loop gains are anywhere from 80dB-120dB

- Think about what kind of op-amp you want to design.

- ① MOS Amps  $\rightarrow$  capacitive loads, input is practically infinite impedance
- ② BJT Amps  $\rightarrow$  resistive loads

Example: 80dB gain ① Can this be accomplished in one stage?



$r_o = \frac{1}{\lambda I_d}$       gain =  $-\frac{\sqrt{2I_d k}}{\lambda I_d} \rightarrow$  gain  $\propto \frac{1}{\sqrt{I_d}}$

as  $I_d \uparrow$ , gain  $\downarrow$  - get maximum gain (small bias current)


However, bandwidth is effected

- only ignore  $C_{gd}$  if device is small and frequency of operation is low

$\therefore H(s) = \frac{A_o}{1+s\tau}$


- one pole,  $\tau = r_o C_{db}$

$H(s) = \frac{g_m r_o}{1+s r_o C_{db}}$



Load entirely due to  $C_{db}$

Small-signal model



$H(s) = \frac{-g_m r_o}{1 + s r_o C_{db}}$ 

 $gain \propto \frac{1}{\sqrt{f}} Id$

~~more~~ - Lower  $I_d$ , increase gain, lower bandwidth

Typical  $V_{ov} \sim 200mV$   $I_d = 100\mu A$

$g_m = \frac{2(100\mu A)}{200mV} = 1mS$ 

 to get 80dB:  $r_o = \frac{A_o}{g_m} = \frac{10^4}{10^{-3}} = 10M\Omega$


typically  $\lambda$  ranges from 0.1  $\rightarrow$  0.01  $\lambda = 0.1$

$r_o = \frac{1}{\lambda I_d} = 100k\Omega \rightarrow$  off by factor of 100 to get 80dB


$A_o = \frac{1}{\lambda} \sqrt{\frac{2k}{I}}$  } pick  $I$ ,  $\lambda$  &  $k$  are given  $\rightarrow$  get a set gain for a given process

Other options?

Cascode  $\rightarrow$  increasing output impedance  
 - add second stage without adding another pole close to original  
 - second pole is far away




Small-signal model:




$\frac{2}{3} C_{ox}$  (insaturation)

$g_m$  is not there in low frequency b/c if  $V_{gs} \uparrow$   $V_x \uparrow$ , eliminating effect of capacitance




as  $V_{in} \uparrow$ , transistor wants to increase current but cannot due to fixed  $I_d$  so  $V_d \downarrow$  instead

Transistor Curves:



Remember:  $r_o$  has no meaning in DC condition



$r_o$  is necessary for the transistor to satisfy physical constraints, without  $r_o$ , gain would be infinite

Back to small-signal cascode:

$$\frac{V_x}{V_{in}} = -g_{m1} r_{o1}$$

$$\frac{V_{out}}{V_x} = g_{m2} (r_{o2} \parallel r_{o1})$$

$$\boxed{\frac{V_{out}}{V_{in}} = -g_{m1} g_{m2} r_{o1} (r_{o2} \parallel r_{o1})}$$

Adding caps:  $C$  in parallel with device  $r_o$

$C_2$  will be the dominant pole b/c the impedance is higher at that point

$$\tau_1 = g_{m2} r_{o1} r_{o2} C_2 \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{if same size device } C_1 \cong 2C_2$$


$$\tau_2 = r_{o1} C_1$$

$\tau_1$  bigger by factor of 2

$$\tau_1 = \frac{g_{m2} r_{o2} \tau_2}{2}$$

poles ~~is~~ generally good: - in addition, usually drives another cap which make  $\tau_1$  even slower, more dominant


Example: gain of 10  $\rightarrow$  20dB



resort to 2 stages for 80dB gain

# 80dB - Two stages (Second stage, highest swing possible)


## First stage



$$A_v = g_{m_n} (r_{op} || r_{on})$$

① Pick bias current (using power constraints)

Ex.  $100 \mu\text{W} \rightarrow 2\text{V} (V_{dd}) \Rightarrow I_b = 50 \mu\text{A}$



pick R

$$V_t = 0.5\text{V} \quad V_{ov} = 200\text{mV}$$

$$R = \frac{0.5 + 0.2}{50 \mu\text{A}}$$

$$R = \frac{7}{5} (10^4) \Omega$$

$$R = 14\text{k}\Omega$$

② Sizing pmos devices (using swing requirements)

Set Vgs of pmos to point at which output swings

Notes 04-21-2010

Exam Monday, April 26th Chapter 1-6 (Kazavi)  
Review Session Friday

## Amplifier Design


Constraints or Specifications  $\longrightarrow$  Design

- no unique answer, need to consider circuit complexity and application of circuit

Tradeoffs to consider  $\rightarrow$  Power  $\uparrow$  Bandwidth  $\uparrow$   
- with  $V_{dd}$  fixed  $\rightarrow$  Power  $\uparrow$ , Current  $\uparrow$ , BW  $\uparrow$   
- charging capacitors faster and the rate of charge depends on  $\frac{dV}{dt} = \frac{I}{C}$

Precision  $\uparrow$  Bandwidth  $\downarrow$

- precision in terms of the amplitude of a follower  
Ex. unity gain amplifier




- to get a smaller error,  $A_o$  must be very large

- larger gain implies smaller bandwidth: must charge cap to higher value which takes longer  $\rightarrow$  single pole example

- To achieve both you need a second pole (second stage)  
 $\rightarrow$  high gain & BW


Example:  $A_o = 100$   $f_{u0} = 100 \text{ kHz}$   $\rightarrow$  unity gain BW  $\text{Power} = \frac{100}{2000} \text{ mW}$   $V_{DD} = 2.5V$



- assuming gain is achieved in one stage

② - power  $\rightarrow I = \frac{P}{V_{DD}} = \frac{100 \mu\text{W}}{2.5V} = 40 \mu\text{A}$

③ Decide on a topology:



Consider transistor parameters:  $\mu_n C_{ox} = 250 \mu A/V^2$    
  $V_T = 0.5V$   $\lambda = 0.1$    
 *→ set for a particular device*

④ Determine transistor gain

$$r_o = \frac{1}{\lambda I_D} \longrightarrow A_v = -g_m r_o \quad g_m = \frac{2I_D}{V_{ov}} = \sqrt{2I_D k}$$

$$A_v = \sqrt{2I_D k} \cdot \frac{1}{\lambda I_D}$$

$$= \frac{1}{\lambda} \sqrt{\frac{2k}{I_D}} = 100$$

$$\frac{1}{0.1} \sqrt{\frac{2k}{I_D}} = 100 \rightarrow \sqrt{\frac{2k}{I_D}} = 10 \rightarrow \frac{2k}{I_D} = 100$$

$$2k = 20 \mu A (100) \rightarrow k = 10 \mu A (100) \quad k = \frac{2 \mu_n C_{ox} W}{L}$$

$$2 \mu_n C_{ox} W = 10 \mu A (100) \rightarrow 4 \mu_n C_{ox} \left(\frac{W}{L}\right) = 10 \mu A (100)$$

$$4 (250 \mu A/V^2) \left(\frac{W}{L}\right) = 10 \mu A (100) \rightarrow \left(\frac{W}{L}\right) = 4$$

- Be careful with  $\lambda$ . It is specified for a given length.   
 If length is  $1 \mu m$ , width is  $4 \mu m$

⑤ Determine Vgs

Process =  $0.5 \mu m$  ( $\lambda$  specified for  $1 \mu m$ )

$$V_{ov} = \sqrt{\frac{I_D}{k}} = \sqrt{\frac{1}{100}} = 0.1$$


$$V_{ov} = V_{gs} - V_T = 100mV \rightarrow 500mV$$

$$V_{gs} = 600mV$$

Note: Processes are typically design for fastest digital systems, as an analog designer, length must be increased

⑥ ~~Ensuring 40µA of current~~

Ensuring 40µA of current



- you can choose this  $\frac{W}{L}$  to be 4   
 then you can calculate  $k$  from required current   
  $Oh \rightarrow$

- In general, want smaller values of R b/c they are hard to manufacture

On the order of 10-100kΩ, so pick R = 25kΩ for example


$$IR = V = 25k\Omega (40\mu A) = 1V$$

$$(2.5-1) = 1.5V = V_{gs} \text{ instead} \rightarrow V_{ov} = 1.0V$$

$$\frac{\omega}{L} = \frac{2Id}{\mu n \text{lox } V_{ov}^2} = \frac{40\mu A}{250\mu m^2 (1V)} = 4/25$$

Problems with  $L \gg \lambda$ , may want to readjust resistor value to get better ratio


- If you want to make a ~~trans~~ transistor with these specs:  $\frac{4\mu m}{25\mu m}$  could place 10 in series:



get behavior of single transistor with  $\frac{4\mu m}{25\mu m}$


- don't do this often, can effect swing negatively

Another option is to refer  $V_{gs}$  to another voltage instead of ground but you bring problems with matching



- Pick pmos size as  $\frac{\omega}{L} = 4$  b/c we are not considering swing yet

⊗ Considering 3-dB point where is the pole → Identify all caps




capacitance at this node dictates dynamics of the system

$$C_{nven}: C_j = 1fF/\mu m^2$$

$$C_{jsw} = 1fF/\mu m$$

$$C_{ov} = 0.2fF/\mu m$$



$$C_{db} = C_j + \omega \tau (2\epsilon) C_{jsw}$$



$$C_{DB} = 2ff + 5ff = 7ff$$

$$C_{GD} = C_{ov}(W) = 0.8ff$$

$$C_{ov} = 4fD \cdot 5ff = 7.8ff \quad f_0 = \frac{1}{X_{Td}} = \frac{1}{0.1(40 \mu A)} = \underline{250k\Omega}$$

$$\omega_0 = \frac{1}{f_0 C_{ov}} = \frac{1}{7.8ff(250k\Omega)} \approx 512.8 \text{ Mrad/s}$$

$$f_0 = \frac{512.8 \text{ Mrad/s}}{2\pi} = \text{~~81.6~~ } 81.6 \text{ MHz} \rightarrow \text{frequency is off from design specs.}$$

① Don't take capacitance of pmos into effect

②  $C_{ov}$  shows up as two capacitors




as freq  $\uparrow$  more signal is shorted through  $C_{gd}$  which ~~is~~ eliminates your  $180^\circ$  phase shift


- gives a RHP zero because of  $180^\circ$  rotation

Instead of  $\frac{s+a}{s+b} \rightarrow \frac{s-a}{s+b}$  (kills phase)

### Miller Effect



Proof: split cap up into  $x, y$



Superposition

$$= \frac{V_{in}x}{x+y} + \frac{V_{out}y}{x+y} = 0$$

$$V_{out} = AV_{in}$$

$$\frac{xy}{x+y} = C$$

$$\frac{V_{in}x}{x+y} + \frac{AV_{in}y}{x+y} = 0$$

$$V_{in}x = -AV_{in}y$$

$$x = -Ay$$

$$y = \frac{C}{A}(A+1)$$


$$x = (A+1)C$$



Notes 04/03/2010

## Differential Amplifier Design

Last Time:




Differential


- Robust to noise due to high CMRR

Benefits:

- Allows you to take a difference voltage



(Subtracts two voltages referenced to ground through a common node point)




$$V_1 - \Delta V_1 + \Delta V_2 - V_2 = 0$$

Make  $\mu_1 = \mu_2$  (carry the same current and have the same parameters)  
 $\therefore V_{ov}$  for each is equal

$$\text{So } \Delta V_1 = \Delta V_2 \rightarrow V_1 - V_2 = 0$$

- In addition, currents are proportional to the voltage subtraction (as long as inputs are differential)  
 i.e.  $\Delta V_1 \uparrow$  the same as  $\Delta V_2 \downarrow$  in order to treat  $V_x$  as a small signal ground "virtual ground"

- Simplest version - single-ended



$$g_m = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_{bias}}$$

- two parameters to control  $g_m$   
 ①  $W/L$  ②  $I_{bias}$

- In CS design, the above parameters are not independent

$$V_{gs} = V_{in} \quad V_{ov} = V_{in} - V_t$$

$$g_m = \frac{2 I_d}{V_{in} - V_t} \quad \text{But, } I_d = \mu_n C_{ox} \frac{W}{L} (V_{in} - V_t)^2$$

- choosing  $I_d$  implies  $W/L$

Difference w/ diff. pair: the source is not pinned to ground


- Independently control  $V_{gs}$ :  $I_d$ , choose  $I_d$  for a particular  $R_{out}$  and  $w/L$  for desired  $g_m$ .

- Gives an extra degree of freedom: input voltage decoupled from  $V_{gs}$

What do you design for?  
(Specify each)

- |                            |                        |
|----------------------------|------------------------|
| ① Gain                     | } explicitly specified |
| ② Bandwidth                |                        |
| ③ Power                    |                        |
| ④ Input Common Mode        | } implicitly specified |
| ⑤ Output Quiescent Voltage |                        |

- Input Common Mode range (range of bias voltages possible for input)  
So that the amp still works



- connect inputs to put in common mode

Apply  $V_i = V_{dd}$ , will it work?

$V_x$  stays constant b/c  $I$  remains the same due to common mode operation

- To prove amp is operational  $\rightarrow$  must prove all transistors are in saturation  
i.e.  $V_{gs} > V_{ov} > V_{gs} - V_t$

Does  $V_{ov}$  change?  $\rightarrow$  No,  $I$  remains the same,  $V_s$  increases with increase on input instead

$\vec{I} = \sigma \vec{E}$  (Current depends on electric field)

- in transistor: ~~higher voltage acts as drain~~ higher voltage will act as drain, lower voltage acts as source


- How low can you go?  $\rightarrow$  ensure bottom transistor remains in saturation  $V_s$  cannot go lower than  $V_{ov}$  of bottom transistor

then  $V_i$  must include  $V_{ov}$  of input nmos

$$V_i - \Delta V_i - \Delta V_z = 0 \quad V_i = \Delta V_i + \Delta V_z \quad V_i = V_{gs_i} + V_{ov}$$

$$V_{gs_i} = V_t + V_{ov}$$

## Output Quiescent Voltage




- want  $V_{out}$  to sit at  $V_{DD}/2$  (if supply is  $V_{DD} \rightarrow 0$ )  
or 0 for (supply  $\pm V_{DD}$ )


- under the assumption that  $V_{in,cm} = 0$  (for  $V_{DD} \rightarrow 0$ ) or 0 (for  $\pm V_{DD}$ )

- Enforcing  $V_{DD}/2$  at output by sizing

where will  $V_{out}$  end up?



- If currents are the same:



$$\mu_p C_{ox} \omega (V_{gs} - |V_{th}|)^2 = I/2$$

$$V_{DD} - (V_{th} + \sqrt{I/\mu_p C_{ox} \omega}) = V_{DD}/2$$

- pick  $\omega/L$  to get  $V_{DD}/2$

- In reality,  $V_{out}$  will settle close to design spec b/c current does change slightly.

Swing (how high can  $V_{out}$  go b/c devices go out of saturation)

- worry about pmos on the up swing ( $V_{DD} - V_{ov,pmos}$ ) - upper limit

- worry about nmos on the down swing & ~~lower limit~~

$$V_{out} - V_{ov,n} - V_c = 0 \quad V_c = V_i - (V_{th} + V_{ov,n})$$

$$V_{out} - V_{ov,n} - V_i + V_{th} + V_{ov,n} = 0 \rightarrow V_{out} = (V_i - V_{th}) - \text{lower limit}$$


- Physically cannot have  $V_{out}$  go lower than  $V_c$  because the source & drain will flip and current will go the other way

Power  $\rightarrow$  bias current


Gain  $\rightarrow$  fix  $I \rightarrow$  get  $r_o$  from  $g_m$  (using graphs or eqns)

Notes 05-05-10


Revisit Device Physics




$gm = \sqrt{2I_{Dsat} \mu_n C_{ox} \frac{W}{L}}$  → equation is valid in saturation and that the transistor is in strong inversion  $V_{gs} = V_t$



Assume device is saturated



- Real devices cannot switch abruptly



- Electrons can still diffuse from source to drain even when transistor is supposedly off

- Behaves like a bit when  $V_{gs} < V_t$

- Current has an exponential relationship in this regime

Derivation:

Start with diffusion current, relationship between current density and diffusion - Fick's First Law.

$$\vec{J} = -D \frac{dc}{dx} \rightarrow \text{flux} \quad \vec{J} = qDn \frac{dn}{dx}$$

Boltzmann distribution: relates potential energy to concentration

$$n = n_0 \exp\left[\frac{qE}{kT}\right]$$

- At any point on channel, potential called surface potential  $\phi_s$ .

$$= n_0 \exp\left[\frac{q\phi_s}{kT}\right] = \frac{n_i^2}{N_A} \exp\left[\frac{q\phi_s}{kT}\right]$$

$n_0 = \frac{n_i^2}{N_A}$  }  $n_0 p_0 = n_i^2$  in thermal equilibrium  $p_0 \approx N_A$

$$n = \frac{n_i^2}{N_A} \exp\left[\frac{q\phi}{kT}\right]$$

Total concentration:

$$= \frac{n_i^2}{N_A} \int_0^{\infty} \exp\left[\frac{q\phi}{kT}\right] dx$$


(assume thickness =  $t$  of electrons in that region)  
 $\phi = \phi_s$  in that region)

$$= \frac{n_i^2}{N_A} t \exp\left[\frac{q\phi_s}{kT}\right] = \mathcal{Q}_{wo}$$

$$J = q D_n \frac{dn}{dx} \quad \frac{I}{wt} = q D_n \frac{dn}{dx}$$

$$I = q w t D_n \frac{dn}{dx}$$

$$\frac{d\phi_s}{dV_{gb}} = \frac{C_{ox}}{C_{ox} + C_{dep}}$$



$$\int d\phi_s = \frac{C_{ox}}{C_{ox} + C_{dep}} dV_{gb}$$

~~circled text~~

$$n = 1 + \frac{C_{dep}}{C_{ox}} \text{ when } V_{gs} = V_{th}$$

$$\phi_s = \frac{C_{ox}}{C_{ox} + C_{dep}} V_{gb} + k = \frac{V_{gb}}{\beta} + k \quad \phi_s = (V_{gb} - V_{th}) + 2\phi_f$$

$$\therefore \phi_s = \left(\frac{V_{gb} - V_{th}}{\beta}\right) + 2\phi_f$$

$$I = q w t D_n [n_0(s) - n(d)]$$

$$n_0(s) = \frac{n_i^2}{N_A} \exp[\dots]$$

$$n_0(s) = \frac{n_i^2}{N_A} \exp\left[\frac{q(V_{gs} - V_{th})}{kT}\right] \exp\left[\frac{q\phi_s}{kT}\right] \quad \text{assume source tied to body}$$


$$n(d) = \frac{n_i^2}{N_A} \exp\left[\frac{q(V_{gd} - V_{th})}{kT}\right] \exp\left[\frac{q2\phi_f}{kT}\right]$$

$$I = q w t D_n \left\{ \frac{n_i^2}{N_A} \exp\left[\frac{q2\phi_f}{kT}\right] \exp\left[\frac{q(V_{gs} - V_{th})}{kT}\right] \right\} (1 - \exp^{-\frac{qV_{ds}}{kT}})$$


$\rightarrow I_0$       pull into  $I_0$

$$I = I_0 \exp\left(\frac{qV_{gs}}{kT}\right) (1 - \exp(-qV_{ds}/kT)) \rightarrow \text{Subthreshold MOSFET}$$

$$\text{BJT: } I = \beta I_0 \exp\left(\frac{qV_{be}}{kT}\right) (1 - \exp(-\frac{qV_{ce}}{kT}))$$



if  $V_{ds} \gg kT/q \rightarrow \exp(-\frac{qV_{ds}}{kT})$  drops out



$$I = I_0 \exp \left( \frac{qV_{gs}}{kT} \right)$$

In subthreshold:

Saturation eqn:  $I = I_0 \exp \left( \frac{qV_{gs}}{kT} \right)$

$$\frac{\partial I}{\partial V_{gs}} = \frac{I_0 q}{kT} \exp \left( \frac{qV_{gs}}{kT} \right) = \frac{I}{n(kT/q)}$$


$$g_m = \frac{I}{nV_{th}}$$

- as channels get shorter, subthreshold current increases (leakage current even when device is supposed to be off)

- For analog design  $\rightarrow$  more headroom (no more  $V_{gs} - V_t$  limitation)  
now it is  $\frac{2kT}{q}$

- In addition, gain is constant w/ current.

Body effect (occurs when source and body are not tied to the same potential)



$$V_{th} = V_{fb} + 2\phi_f + \gamma \sqrt{2\phi_f}$$

$\rightarrow \frac{Q_{dep}}{C_{ox}}$

$\phi_s = 2\phi_f$  when  $V_{gs} \rightarrow V_t$

need to refer to source

~~$V_{gs} = V_{th}$~~   
 ~~$V_{gs} = V_{th} + V_{sb}$~~   
 ~~$V_{gs} = V_{th} + V_{sb}$~~



$$V_{gs} + V_{sb} = V_{fb} + V_{sb} + \phi_s + \frac{Q_{dep}}{C_{ox}}$$

$$V_t = \left[ V_{fb} + 2\phi_f + V_{sb} + \gamma \sqrt{2\phi_f + V_{sb}} + \gamma \sqrt{2\phi_f} \right] - \gamma \sqrt{2\phi_f}$$


$$V_t = V_{th0} + V_{sb} + \gamma \sqrt{2\phi_f + V_{sb}} + \gamma \sqrt{2\phi_f}$$

new threshold due to body effect

- If two transistors are stacked:



## Velocity Saturation




$\vec{v} = \mu \vec{E}$  → when field is small this is valid, relationship is linear

- As field increases, collision time changes so velocity saturates
- Results in premature saturation at  $V_{dsat}$

$I \propto V_{dsat}$  (linear relationship)

- Similar to degenerative effect of source resistor



- Velocity cannot increase any further

Notes 05-10-10

Last Class: Device Physics - short-channel effects (subthreshold)

This Class: How to perform graphical design (short-channel devices)


$$I_{ds} = \mu n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 \left[ \frac{1}{1 + \frac{V_{gs} - V_t}{E_{sat} L}} \right]$$

If  $V_{gs} - V_t \gg 1 \rightarrow$  linear

If  $V_{gs} - V_t \ll 1 \rightarrow$  square-law device


$\vec{v} = \mu \vec{E}$   
only valid in drift physics

$$v(E) = \frac{\mu E}{1 + E/E_{sat}}$$



negative feedback

So it can be modeled as ~~an~~ source degeneration



Mobility:  $\mu_{eff}$

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu_0} + \frac{1}{\mu_{scatter}}$$



- mobility must be adjusted due to surface scattering

- Lesson: formula helps understanding but is inaccurate for calculations

- How do you design around this problem?


Graphical design:  $g_m$  vs. current density ①  
 $r_o$  vs. current density ②  
 $g_m r_o$  vs. current density ③

device must be in saturation





Example:  $10 \mu\text{A}$  per branch (single-stage)




Speed  $\rightarrow$  smaller device to carry same current


- Pick a number as high as you can for required current  $L = 0.18 \mu\text{m}$

- To ensure device operates at chosen point you must enforce the voltage condition as well

$V_{GS}$  must be same as necessary for the  $g_m$  vs  $I/w$





- Calculating bandwidth (pole determined by single time constant)



- should lie at  $\frac{1}{rc}$   $\leftarrow$  loss of  $1/2$  gain at


- as frequency increases, you lose energy through the capacitor and gain drops.

Capacitance: two plates with an insulator



- takes a finite time for field to ripple through so it slows down

- potentials must have caps associated with them





$$r_{out} = r_{op} || r_{on}$$

$$C_{out} = C_{dbn} + C_{dbp}$$

- still must take load cap into account as well

- Datasheets usually refer to unity gain bandwidth
- unity gain and 3-dB gain is related <sup>by open-loop</sup> ~~to~~ ~~gain~~ gain
  - to increase gain, you decrease bandwidth
  - move up and down curve using feedback



- typically 30-30dB in single device

80dB  $\rightarrow$   $10^4$  gain through multiple stages

Ex. ~~2~~ 2 stages (not unconditionally stable)

= (200) (40) (poles are at different locations b/c gains are different)



Higher gain  $\rightarrow$  higher  $r_o$   $\rightarrow$  lower pole location (for same cap)

- With pole locations at same point in feedback, ~~open~~ you will automatically get ringing. due to 180° phase shift

Notes 05-12-2010


Last Class: Graphical Design

Two-stage Amplifier Design



Want a bandwidth = 1 MHz.  
How do you pick current I?


$$pole = \frac{1}{r_o(C_L + C_{db} + C_{current\ source})}$$



$$pole = \frac{1}{r_o C_{out}} = \omega = 2\pi f$$


- use value of BW to find  $r_o$

$$r_o = \frac{1}{2\pi (1MHz) C_{out}}$$




- Once you get  $r_o$ , you can find current from  $r_o$  vs.  $I/w$  graph

Want higher gain? → Two stages




- If DC-coupled, you must ensure  $V_x$  is sitting at the right place to provide the desired current
- Where will  $V_x$  settle?

$V_{dd}$  or GND? → No, because one of the devices must be off to allow point to go to  $V_{dd}$  or GND  
- pmos supplies current until  $V_x$  charges to  $V_{dd}$  then shuts off. Exercise for GND



- Similar to load line analysis




$$\left(\frac{W}{L}\right)_{M1} = X \left(\frac{W}{L}\right)_{M2}$$

$$\left(\frac{W}{L}\right)_{M3} = X \left(\frac{W}{L}\right)_{M4}$$

if @ DC  $V_{in} = nbias$  then  $V_{o'} = pbias$


How do you get around ~~the~~ input bias requirement?  
 Do not reference source to ground  $\rightarrow$  differential stage



$V_{out} = V'$  @ DC

- pick a transistor size to get desired  $V'$  value



- normally for single stage set at  $V_{dd}/2$ , but this is not necessary for two-stage



$V_{out} = A$  (swing smaller out of first stage)  
 $G=30$   
 $V_x$  too high for nmos, instead put output to pmos


- Once the loop is closed, we don't care where output settles (Differential-Single ended)

- With fully differential design,



open loop gain, pick point from graph

~~won't~~ Won't work in feed back (unity gain). Why?



$$A_1 = ? \quad T_1 = ?$$

$$A_2 = ? \quad T_2 = ?$$

$$A_1 = \infty = G_{m12} (r_{op} || r_{on})$$

$$T_1 = (r_{op} || r_{on}) (C_{db4} + C_{db2} + C_{gs})$$


$$A_2 = G_{m5} (r_{op} || r_{on})$$

$$T_2 = (r_{os} || r_{ow}) (C_{db5} + C_{db6} + C_L)$$

- faster pole: lower gain } with the same load  
 - slower pole: higher gain }

$G_T = g_m r_o$      $g_m = \sqrt{2 I_{DQ} \mu_n C_{ox} W/L}$      $r_o = \frac{1}{\lambda I_{DQ}}$

$G_T = \frac{\sqrt{2 \mu_n C_{ox} W/L}}{\lambda \sqrt{I_{DQ}}}$  } CS has higher current






$\frac{V_{OUT}}{V_{IN}} = \frac{A_0 A_1}{(1 + \tau_1 s)(1 + \tau_2 s) + A_0 A_1} \rightarrow$  if complex, then amplifier rings


How do you move pole locations?

want to ensure poles are sufficiently far apart before trying to compensate

- load previous pole by  $\sim AC$  to move back first pole - exactly like minor loop compensation



$(r_{o1} || r_{o2}) (g_{m5} (r_{o5} || r_{o6}) C_c)$



Capacitors are bidirectional - so you also get a zero as well