


Notes 04/19/2010

## Last Class → MOS Capacitance

## OP-AMP DESIGN



→ First stage is a differential pair


- open loop gain
  - bandwidth
  - phase margin

Open loop gains are anywhere from 80dB-120dB

- Think about what kind of op-amp you want to design.

- (1) MOS Amps → capacitive loads, input is practically infinite impedance  
 (2) BJT Amps → resistive loads

Example:  $\text{FOC}_B$  gain ① Can this be accomplished in one stage?



$$r_0 = \frac{1}{\lambda \text{Id}}$$


$$gain = -\frac{\sqrt{2Idk}}{\lambda Td}$$

$$\text{gain} \propto \frac{1}{\sqrt{I_d}}$$

as  $I_d \uparrow$ , gain  $\downarrow$  - to get maximum gain (small bias current)

However, bandwidth is effected


$$\therefore H(s) = \frac{A_0}{1+sT} \quad \text{is low}$$



$$H(s) = \frac{gm r_o}{1 + s r_o C_{db}}$$

## Small-signal model

Load entirely due to Cdb



$$H(s) = \frac{-gm r_o}{1 + s r_o (\text{dB})} \quad \text{gain} \propto \frac{1}{s r_o}$$

~~- Lower Id, increase gain, lower bandwidth~~

Typical  $V_{ov} \sim 200\text{mV}$   $I_d = 100\mu\text{A}$

$$g_m = \frac{2(100\mu\text{A})}{200\text{mV}} = 1\text{mS} \quad \text{to get } 80\text{dB: } r_o = \frac{A_0}{g_m} = \frac{10^4}{10^{-3}} = 10^7\Omega$$


typically  $\lambda$  ranges from  $0.1 \rightarrow 0.01$   $\lambda = 0.1$

$$r_o = \frac{1}{\lambda I_d} = \underline{10^7\Omega} \rightarrow \text{off by factor of } \underline{100} \text{ to get } 80\text{dB}$$

$A_0 = \frac{1}{\lambda} \sqrt{\frac{2F}{I}}$  { pick  $I$ ,  $\lambda \leq k$  are given  $\rightarrow$  get a set gain for a given process


Other options?

• Cascode  $\rightarrow$  increasing output impedance  
 - add second stage without adding another pole close to original  
 - second pole is far away




$$\frac{2}{3} \frac{V_{bias}}{C_{ox}} (V_{out}) \text{ (saturation)}$$

$b_{eff}$  is not there in low frequency if  $V_{bias} \uparrow V_{out}$ , eliminating effect of capacitance




As  $V_{in} \uparrow$ , transistor wants to increase current but cannot due to fixed  $I_{SO}$   $V_d \downarrow$  instead

Transistor Curves:



Remember:  $r_o$  has no meaning in DC condition



$r_o$  is necessary for the transistor to satisfy physical constraints, without  $r_o$ ,  $g_{m1}$  would be infinite

Back to small-signal cascode:

$$\frac{V_x}{V_{in}} = -g_{m1} r_{o1} \quad \frac{V_{out}}{V_x} = g_{m2}(r_{o2} + r_o)$$

$$\boxed{\frac{V_{out}}{V_{in}} = -g_{m1} g_{m2} r_{o1} (r_{o2} + r_o)} \quad \text{stage 1}$$

Adding caps: (in parallel) with device  $r_o$

( $C_2$  will be the dominant pole b/c the impedance is higher at that point)

$$C_1 = g_{m2} r_{o1} r_{o2} C_2 \quad \left. \right\} \text{if same size device } C_1 \approx 2C_2$$

$$C_2 = r_{o1} C_1$$


$\Rightarrow$  bigger by factor of 2  $\Rightarrow \frac{C_1}{C_2} = g_{m2} r_{o2} \frac{T_2}{T_1}$

points to generate stages: - in addition, usually drives another cap which make  $T_1$  even lower, more dominant

Example: gain of 10  $\rightarrow$  20dB


generally don't consider

resort to 2 stages for 80dB gain



80dB - Two Stages (Second stage, highest swing possible)


### First Stage



$$A_v = g_m n (r_{op} || r_{on})$$

- ① Pick bias current (using power constraints)

Ex.  $100 \mu\text{W} \rightarrow 2\text{V} (\text{Vdd}) \Rightarrow I_b = 50 \mu\text{A}$



PICK R

$$V_t = 0.5\text{V}$$
$$V_{or} = 200\text{mV}$$

$$R = \frac{0.5 + 0.2}{50 \mu\text{A}}$$

$$R = \frac{7/5 (10^4)}{14 \mu\text{A}}$$

- ② Sizing pmos devices  
(using swing requirements)

Set V<sub>ds</sub> of pmos to point at which output swing

Notes 04-21-2010

Exam Monday, April 26th  
Review Session Friday

(Chapter 1-6 (Fazavi))

### Amplifier Design


Constraints  
or specifications → Design

- No unique answer, need to consider circuit complexity and application of circuit

Tradeoffs →  
Power ↑ Bandwidth ↑  
To consider: - with Vdd fixed → Power ↑, Current ↑, BW ↑  
- charging capacitors faster  
and the rate of charge depends on  $\frac{dV}{dt} = \frac{I}{C}$

Precision ↑ Bandwidth ↓

- precision in terms of the amplitude of a follower  
Ex. unity gain amplifier



$$\epsilon = \frac{1}{A_o} \quad V_{out} @ \text{ can never reach } V_{in} \text{ exactly}$$

- to get a smaller error,  $A_o$  must be very large


- larger gain implies smaller bandwidth: must charge cap to higher value  
which takes longer → Single pole example

- To achieve both you need a second pole (Second Stage)

→ high gain & BW

Example:  $A_o = 100$        $f_{-3dB} = 100\text{Hz}$       Power = ~~100~~  $100 \mu\text{W}$        $V_{dd} = 2.5\text{V}$


①



- assuming gain is achieved in one stage

$$② \text{ power} \rightarrow I = \frac{P}{V_{dd}} = \frac{100 \mu\text{W}}{2.5\text{V}} = 40 \mu\text{A}$$

③ Decide on a topology:



Consider transistor parameters:  $\frac{V_{mox}}{2} = 250 \mu A / \lambda^2$   
 $V_T = 0.5 V$   $\lambda = 0.1$

set for a particular device

④ Determine transistor gain

$$r_o = \frac{1}{\lambda I_d} \longrightarrow A_v = -g_m r_o \quad g_m = \frac{2 I_d}{V_{on}} = \sqrt{2 I_d k}$$

$$A_v = \sqrt{2 I_d k} \cdot \frac{1}{\lambda I_d} \quad V_{on} = \sqrt{\frac{2 k}{I_d}}$$

$$= \frac{1}{\lambda} \sqrt{\frac{2 k}{I_d}} = 100$$

$$\frac{1}{0.1} \sqrt{\frac{2 k}{I_d}} = 100 \rightarrow \sqrt{\frac{2 k}{I_d}} = 10 \rightarrow \frac{2 k}{I_d} = 100$$

$$2 k = 20 \mu A (100) \rightarrow k = 10 \mu A (100) \quad k = \frac{2 V_{mox} W}{L}$$

$$2 \underbrace{V_{mox} W}_{10 \mu A (100)} = 10 \mu A (100) \rightarrow 4 \underbrace{V_{mox} (w)}_{(w/L)} = 10 \mu A (100)$$

$$4 (250 \mu A / \lambda) (w/L) = 10 \mu A (100) \rightarrow \boxed{(w/L) = 4}$$

- Be careful with  $\lambda$ . It is specified for a given length.

If length is 1 um, width is 4 um

⑤ Determine  $V_{gs}$

$$\boxed{\lambda = 1 \mu m, w = 4 \mu m}$$


Process = 0.5  $\mu m$  ( $\lambda$  specified for 1  $\mu m$ )

$$V_{ov} = \sqrt{\frac{I_d}{2k}} = \sqrt{\frac{1}{100}} = 0.1$$


$$V_{ov} = V_{gs} - V_T = \underbrace{1000 \text{ mV}}_{500 \text{ mV}} \quad \boxed{V_{gs} = 6000 \text{ mV}}$$

Note: Processes are typically designed for fastest digital systems. As an analog designer, length must be increased

⑥ ~~Design constraints~~



c. Ensuring 40  $\mu A$  of current



OR

- In general, want smaller values of  $R_{BLC}$  they are hard to manufacture  
On the order of 10-100k $\Omega$ , so pick  $R = 25k\Omega$  for example

$$IR = V = 25k\Omega (40\mu A) = 1V$$


$$(2.5 - 1) = 1.5V = V_{GS} \text{ instead} \rightarrow V_{DS} = 1.0V$$

$$\frac{w}{l} = \cancel{2.5} \quad \frac{2\pi d}{\mu n Lox V_{DS}^2} = \frac{40\mu A}{250\mu A \times 1V^2} = 4/25$$

Problems with  $L \gg w$ , may want to readjust resistor value to get better ratio

use ↴

- If you want to make a ~~transistor~~ transistor with their specs:  
could place  $W$  in series:




- don't do this often, can effect swing negatively

Another option is to refer  $V_{GS}$  to another voltage instead of ground but you bring problems with matching



- Pick pmos size as  $\frac{w}{l} = 4$  b/c we are not considering swing yet

- ⑧ Considering 3-dB point  
where is the pole  $\rightarrow$  Identify all caps




$$C_{GS} = C_j = 1fF/\mu m^2$$

$$C_{JRW} = 1fF/\mu m$$

$$C_{OV} = 0.2fF/\mu m$$

$$C_{DB} = C_j + (\omega t + 2\pi) C_{JSW}$$



~~Worst case analysis~~

$$COB = 2ff + 5ff = 7ff$$

$$CGD = Cov(W) = 0.8ff$$

$$(out' = H \cdot f_0 \cdot \frac{C}{R})_{H=1} = 1.8ff \quad R_o = \frac{1}{X_{ID}} - \frac{1}{0.1(40\mu A)} = \underline{250k\Omega}$$

$$\omega_D = \frac{1}{R_o C_{out}} = \frac{1}{7.8ff(250k\Omega)} \approx 512.8 \text{ rad/s}$$

$$f_D = \frac{512.8 \text{ rad/s}}{2\pi} = \underline{80.6} \text{ MHz} \rightarrow \text{frequency is off from design specs.}$$

① Didn't take capacitance of PMOS into effect

② ③ Cov shows up as two capacitors




as freq ↑ more signal is shorted through  $C_{GD}$  which eliminates your  $180^\circ$  phase shift


- gives a RHP zero because of  $180^\circ$  rotation

Instead of  $\frac{S+a}{S+b}$  you get  $\frac{S-a}{S+b}$  (kills phase)

### Hiller Effect



Proof: Split cap up into  $x, y$



$$\frac{V_{out}}{V_{in}} = A \frac{V_x}{V_y}$$

$$\frac{V_x}{V_y} = \frac{C}{C+X}$$

Superposition

$$= \frac{V_{in}x}{x+y} + \frac{V_{out}y}{x+y} = 0$$

$$\frac{V_{in}x}{x+y} + A \frac{V_{in}y}{x+y} = 0$$

$$V_{in}x = -AV_{in}y$$

$$x = -Ay$$


$$y = \frac{C}{A} (A+1)$$

$$x = (A+1)C$$

Notes 04/03/2010

## Differential Amplifier Design


Last Time:



### Differential


- Robust to noise due to high CMRR

Benefits:



- Allows you to take a difference voltage

(Subtracts two voltages referenced to ground through a common node point)




$$V_1 - \Delta V_1 + \Delta V_2 - V_2 = 0$$

Make  $\mu_{M1} = \mu_{M2}$  (carry the same current and have the same parameters)  
 $\therefore V_{DS}$  for each is equal

$$\text{So } \Delta V_1 = \Delta V_2 \rightarrow V_1 - V_2 = 0$$

- In addition, currents are proportional to the voltage subtraction (as long as inputs are differential)  
*i.e.*  $\Delta V_1 \uparrow$  the same as  $\Delta V_2 \downarrow$  in order to treat  $V_x$  as a small signal ground "virtual ground"

- Simplest version - single-ended



$$g_m = \sqrt{2 \cdot \mu_n \cdot C_{ox} \cdot \frac{W}{L}} \cdot I_{bias}$$

- two parameters to control  $g_m$   
①  $\frac{W}{L}$  ②  $I_{bias}$

- In CS design, the above parameters are not independent

$$V_{GS} = V_{IN} \quad V_{OV} = V_{IN} - V_T$$

$$g_m = \frac{2 \cdot I_d}{V_{IN} - V_T} \quad \text{But, } \cancel{\text{dependent}}$$

$$I_d = \mu_n \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{IN} - V_T)^2$$

- choosing  $I_d$  implies  $\frac{W}{L}$

Difference w/ diff. pair: the source is not pinned to ground


- Independently control  $V_{GS}$ : Id, choose  $T$  for a particular  $I_{DS}$  and  $w/L$  for desired  $g_m$ .
  - Gives an extra degree of freedom: input voltage decoupled from  $V_{GS}$

What do you design for?  
(Specify actions)

<ol style="list-style-type: none"> <li>① Gain</li> <li>② Bandwidth</li> <li>③ Power</li> <li>④ Input Common Mode</li> <li>⑤ Output Quiescent Voltage</li> </ol>	<ol style="list-style-type: none"> <li>⑥ Swing</li> </ol>	}
	<ol style="list-style-type: none"> <li>Explicitly Specified</li> </ol>	

Implicitly Specified

- Input Common Mode range (range of bias voltages possible for input) so that the amp still works



-Connect inputs to put in common mode

Apply  $V_t = V_{dd}$ , will it work?

$V_x$  stays constant b/c I remains the same due to common mode operation

- To prove amp is operational  $\rightarrow$  must prove all transistors are in saturation  
 i.e.  $V_{DS} > V_{OV} > V_{GS} - VT$

Does  $\lambda$  change?  $\rightarrow$  No,  $\lambda$  remains the same,  $\lambda$ 's increases with increase on input instead

$\vec{I} = \sigma \vec{E}$  (current depends on electric field)


-In transistor: ~~higher voltage acts as source~~ higher voltage will act as drain, lower voltage acts as source

- How low can you go? → enure bottom transistor remains in saturation vs. cannot go lower than  $V_{DD}$  of bottom transistor  
then  $V_i$  must include  $V_{DD}$  of input node

$$V_i - \Delta V_i - \Delta V_2 = 0 \quad V_i = \Delta V_i + \Delta V_2 \quad V_i = V_{GSi} + V_{oV}$$

$$V_{GS} = V_T + V_{DS}$$


## Output Quiescent Voltage



- want  $V_{out}$  to sit at  $V_{dd}/2$  (if supply is  $V_{dd} \rightarrow 0$ )  
or 0 for (Supply  $\pm V_{dd}$ )


- under the assumption that  $V_{in1} = 0$   $V_{dd}/2$   
(for  $V_{dd} \rightarrow 0$ ) or 0 (for  $\pm V_{dd}$ )

- Enforcing  $V_{dd}/2$  at output by sizing



where will  $V_{out}$  end up?

- If currents are the same:



$$V_{dd} - (V_T + \sqrt{\frac{I}{2L}}) = V_{dd}/2$$

$$\text{Up for } \frac{I}{2} \quad (V_{gs} - |V_T|)^2 = I/2 \quad \text{pick } \omega/L \text{ to get } \underline{\underline{V_{dd}/2}}$$

- In reality,  $V_{out}$  will settle close to design spec b/c current does change slightly.

Swing (how high can  $V_{out}$  go b/c devices go out of saturation)

- worry about pmos on the up swing ( $V_{dd} - V_{out}$ )  $\xrightarrow{\text{pmos}}$  upper limit

- worry about nmos on the down swing  $\xrightarrow{\text{nmos}}$  lower limit

$$V_{out} - V_{outi} - V_c = 0 \quad V_c = V_i - (V_T + V_{outi})$$

$$V_{out} - V_{outi} - V_i + V_T + V_{outi} = 0 \rightarrow V_{out} = (V_i - V_T) - \underline{\underline{\text{lower limit}}}$$


- Physically cannot have  $V_{out}$  go lower than  $V_c$  because the source/drain will flip and current will go the other way

Power  $\rightarrow$  bias current

Gain  $\rightarrow$  fix  $I \rightarrow$  get  $r_o$  from  $g_m$  (using graphs or eqns)

Notes 05-05-10

### Revisit Device Physics




$$g_m = \sqrt{2I_d \mu n L \times 10^3}$$


corresponds to

equation is valid in saturation and that the transistor is in strong inversion


$$V_{gs} = V_t$$



Assume device is saturated



- Real devices cannot switch abruptly



- Electrons can still diffuse from source to drain even when transistor is supposedly off,
- Behaves like a diode when  $V_{gs} < V_t$
- Current has an exponential relationship in this regime

Derivation:

Start with diffusion current, relationship between current density and diffusion - Fick's First Law:

$$\vec{J} = -D \frac{dC}{dx} \rightarrow \text{flux} \quad \vec{J} = q D n \frac{dN(x)}{dx}$$

Boltzmann distribution: relates potential energy to concentration

$$n = n_0 \exp\left[\frac{qE}{kT}\right]$$

- At any point on channel, potential called surface potential  $\phi_s$ .

$$= n_0 \exp\left[\frac{q\phi_s}{kT}\right] = \frac{n_i^2}{N_A} \exp\left[\frac{q\phi_s}{kT}\right]$$

$$\frac{n_0}{N_A} = \frac{n_i^2}{N_A} \quad \{ n_0 p_0 = n_i^2 \text{ in thermal equilibrium} \}$$

$$p_0 \approx N_A$$

$$n = \frac{n_i^2}{N_A} \exp\left[\frac{q\phi}{kT}\right]$$

Total concentration:

$$= \frac{n_i^2}{N_A} \int_0^\infty \exp\left[\frac{q\phi}{kT}\right] d\phi$$

(assume thickness  
=  $t$  of electrons  
 $\phi = \phi_s$  in that region)

~~$$n = \frac{n_i^2}{N_A} + \exp\left[\frac{q\phi_s}{kT}\right] = N_A$$~~

~~$$J = q D_n \frac{dn}{dx} \quad \frac{I}{wt} = q D_n \frac{dn}{dx}$$~~

$$I = q w t D_n \frac{d\phi}{dx}$$

$$\frac{d\phi_s}{dV_{gb}} = \frac{C_{ox}}{C_{ox} + C_{dep}}$$

$$\frac{\frac{V_{gb}}{C_{ox}}}{\frac{T\phi_s}{C_{dep}}} = B$$

$$\int d\phi_s = \frac{C_{ox}}{C_{ox} + C_{dep}} dV_{gb}$$

~~assume source tied to body~~

$$n = 1 + \frac{C_{dep}}{C_{ox}} \text{ when } V_{gs} = V_{TH}$$

$$\phi_s = \frac{C_{ox}}{C_{ox} + C_{dep}} V_{gb} + k = \frac{V_{gb}}{B} + k \quad \phi_s = \frac{(V_{gb} - V_T) + 2\phi_f}{n}$$

$$\therefore \phi_s = \frac{(V_{gb} - V_T)}{n} + 2\phi_f$$

$$I = q w t D_n [n(s) - n(d)]$$

$$n(s) = \frac{n_i^2}{N_A} \exp[-\dots]$$


$$n(s) = \frac{n_i^2}{N_A} \exp\left[\frac{q(V_{gs}-V_t)}{nkT}\right] \exp\left[\frac{q2\phi_f}{kT}\right] \quad \text{assume source tied to body}$$

$$n(d) = \frac{n_i^2}{N_A} \exp\left[\frac{q(V_{gd}-V_t)}{kT}\right] \exp\left[\frac{q2\phi_f}{kT}\right]$$

$$I = q w t D_n \left\{ \frac{n_i^2}{N_A} \exp\left[\frac{q2\phi_f}{kT}\right] \exp\left[\frac{q(V_{gs}-V_t)}{nkT}\right] \right\} \left\{ (1 - \exp\left[-\frac{qVds}{kT}\right]) \right\} \quad \text{pull into } I_o$$


~~$$I = I_o \exp\left(\frac{qV_{gs}}{nkT}\right) (1 - \exp(-q\phi_f/kT)) \rightarrow \text{Subthreshold MOSFET}$$~~

~~$$\text{BJT: } I = I_o \exp\left(\frac{qV_{be}}{kT}\right) \left(1 - \exp\left(-\frac{qV_{ce}}{kT}\right)\right)$$~~



$gm$   
if  $V_{ds} \gg kT/q \rightarrow \exp\left(-\frac{qV_{ds}}{kT}\right)$  drops out

$I_d$



$$I = I_0 \exp\left(\frac{q V_{ds}}{kT}\right)$$

In Subthreshold:

$$\text{Saturation eqn: } I = I_0 \exp\left(\frac{q V_{ds}}{kT}\right)$$

$$\frac{\partial I}{\partial V_{ds}} = \frac{I_0 q}{n k T} \exp\left(\frac{q V_{ds}}{kT}\right) = \frac{I}{n (kT/q)}$$


$$g_m = \frac{I}{n V_{th}}$$

- as channels get shorter, subthreshold current increased (leakage current even when device is supposed to be off)

- For analog design  $\rightarrow$  more headroom (no more  $V_{gs}-V_t$  limitation)  
now it is  $\approx \frac{2kT}{q}$

- In addition, gain is constant w/ current.

Body effect (occurs when source and body are not tied to the same potential)



$$V_{TB} = V_{FB} + 2\phi_f + \gamma \sqrt{2\phi_f}$$

$\phi_s = \phi_f$  when  $V_{gs} \gg V_t$

$$V_{GS} = V_{FB}$$

$$V_{GB} = V_{FB} + V_{SB}$$

$$V_{BS} = V_{FB}$$


$$V_{GS} + V_{SB} = V_{FB} + V_{SB} + \phi_f + \gamma \sqrt{2\phi_f}$$

$$V_t = V_{FB} + 2\phi_f + V_{SB} + \gamma \sqrt{2\phi_f + V_{SB}} + \gamma \sqrt{2\phi_f} - \gamma \sqrt{2\phi_f}$$

$$V_t = V_{TH0} + V_{SB} + \gamma \sqrt{2\phi_f + V_{SB}} + \gamma \sqrt{2\phi_f}$$

new threshold due to body effect

- If two transistors are stacked:



$V_t$  is different

### Velocity Saturation



$\vec{V} = \mu \vec{E}$   $\rightarrow$  when field is ~~is~~ small this is valid, relationship is linear

- As field increases, collision time changes so velocity saturates
- Results in premature saturation at  $\underline{\underline{V_{dsat}}}$

$I \propto V_{dsat}$  (linear relationship)

- Similar to degenerative effect of source resistor



- Velocity cannot increase any further

Notes 05-10-20

Last Class: Device Physics - short-channel effects (subthreshold)

This Class: How to perform graphical design (short-channel devices)


$$I_{ds} = \mu n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 \quad \text{if } V_{gs} - V_t \gg 1$$

If  $V_{gs} - V_t \gg 1 \rightarrow$  linear

If  $V_{gs} - V_t \ll 1 \rightarrow$  square-law device

$$\bar{V} = \bar{U} \bar{E}$$

only valid in drift physics



Mobility:  $\mu_{eff}$

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu_0} + \frac{1}{\mu_{scatter}}$$

negative feedback  
so it can be modeled as source degeneration

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu_0} + \frac{1}{\mu_{scatter}} \quad \downarrow \text{also applying field}$$

+ mobility must be adjusted due to surface scattering

- Lesson: formula helps understanding but is inaccurate for calculations


- How do you design around this problem?

Graphical design:  $g_m$  vs. Current density ①


$r_o$  vs. Current density ②

$gm_{ro}$  vs. Current density ③


device must be in saturation



Example:  $10 \mu\text{A}$  per branch (single-stage)



Gain:  
 $gmR_o$



Speed  $\rightarrow$  smaller device to carry same current


- pick a number as high as you can for required current

$$L = 0.18 \mu\text{m}$$


To ensure device operates at chosen point you must enforce the voltage condition as well

•  $V_{GS}$  must be same as necessary for the  $gm$  vs  $I/w$

Plot  $V_{GS}$  vs  $I/w$




Calculating bandwidth (pole determined by single time constant)



- should lie at  $\frac{1}{RC}$   $\leftarrow$  loss of  $Y_2$  gain at

- as frequency increases, you lose energy through the capacitor and gain drops.

Capacitance: two plates with an insulator



Insulator:  
apply charge (+)



- takes a finite time for field to propagate through so it slows down

- potentials must have caps associated with them




$$R_{out} = R_{op} || R_{on}$$

$$C_{out} = C_{db,nt} + C_{dp}$$

- still must take load cap into account as well

- Datasheets usually refer to unity gain bandwidth (by open-loop)
- unity gain and 3db gain is related to ~~open-loop~~ gain



- to increase gain, you decrease bandwidth
- make up and down curve using feedback



- typically 30-50dB in single device

80dB  $\rightarrow$   $10^4$  gain through multiple stages

Ex. ~~using~~ 2 stages (not unconditionally stable)

- (2 $\omega_0$ ) (4 $\omega_0$ ) (poles are at different locations b/c gains are different)


Higher gain  $\rightarrow$  Higher  $r_o \rightarrow$  lower pole location (for same cap)

- With poles located at same point in feedback, ~~you will~~ automatically get ringing due to  $180^\circ$  phase shift


Notes 05-12-2010

### Last Class: Graphical Design


#### Two-Stage Amplifier Design



Want a bandwidth = 1 MHz.  
How do you pick current  $I$ ?



$$\text{pole} = \frac{1}{r_o(C_L + C_{db} + \text{current source})}$$



$$\text{pole} = \frac{1}{r_o C_{out}} = \omega = 2\pi f$$

- use value of BW to find  $r_o$

$$r_o = \frac{1}{2\pi(1\text{MHz})(C_{out})}$$




- Once you get  $r_o$ , you can find current from  $r_o$  vs.  $I/w$  graph


Want higher gain? → Two stages

- If DC-coupled, you must ensure  $V_x$  is sitting at the right plate to provide the desired current


- Where will  $V_x$  settle?




$V_{dd}$  or GND? → No, because one of the devices must be off to allow point to go to  $V_{dd}$  or GND  
- pmos supplies current until  $V_x$  changes to  $V_{dd}$  then shuts off. reverse for GND




- Similar to load line analysis



How do you get around ~~the~~ input bias requirement?  
Do not reference source to ground  $\rightarrow$  differential stage




- normally for single stage, set at  $Vdd/2$ , but this is not necessary for two-stage




- With fully differential design,

$V_{out}$

open loop gain, pick point from graph



Ideas! Won't work in feed back (unity gain). Why?



$$A_1 = ? \quad T_1 = ?$$

$$A_2 = ? \quad T_2 = ?$$

$$A_1 = 100 = g_m s \left( r_{ds} \parallel r_{on} \right)$$

$$T_1 = \left( r_{ds} \parallel r_{on} \right) \left( C_{db1} + \left( d_{bs1} + g_m s \right) \right)$$


$$A_2 = g_m s \left( r_{ds} \parallel r_{on} \right)$$

$$T_2 = \left( r_{ds} \parallel r_{on} \right) \left( C_{db2} + \left( d_{bs2} + \dots \right) \right)$$

- faster pole: lower gain  $\Rightarrow$  with the load  
- slower pole: higher gain  $\Rightarrow$  same load

$$G_T = g_m r_o \quad g_m = \sqrt{2 \lambda I_{DS} \mu_0 C_w w L} \quad r_o = \frac{1}{\lambda I_{DS}}$$

$$G_T = \frac{\sqrt{2 \lambda I_{DS} \mu_0 C_w w L}}{\lambda I_{DS}} \quad \left. \right\} CS has higher current$$







$$\frac{G_{T1} G_{T2}}{1 + G_{T1} G_{T2}} = \frac{V_{out}}{V_{in}} \quad \left. \right\} \text{in unity gain feedback}$$

$$\frac{V_{out}}{V_{in}} = \frac{A_{T1} A_{T2}}{(1 + T_1 s)(1 + T_2 s) + A_{T1} A_{T2}} \rightarrow \text{if complex, then amplifier } \underline{\text{rings}}$$

How do you move pole locations?

Want to ensure poles are sufficiently far apart before trying to compensate

- load previous pole by  $\sim AC$  to move back first pole exactly like minor loop compensation



-Capacitors are bidirectional - so you also get a zero as well