

FINAL EXAM REVIEW

① Simplify: algebraically:

$$(a) XY + Y'Z + XZ = ?$$

Answer:

$$XY + Y'Z + XZ = XY + Y'Z \text{ by consensus theorem}$$

$$(b) (X' + Y)^D = ?$$

Answer:

$$(X' + Y)^D = X' \cdot Y$$

$$(c) \left((X' + Y)^D \right)' = \left((X' + Y)' \right)^D \quad \text{TRUE/FALSE?}$$

Answer:

$$\text{LHS} = \left((X' + Y)^D \right)' = (X' \cdot Y)' = X + Y'$$

$$\text{RHS} = \left((X' + Y)' \right)^D = (X \cdot Y')^D = X + Y' \quad \therefore \boxed{\text{TRUE}}$$

$$(d) ((f(x,y))^D)' = (f(x,y)')^D \quad \text{TRUE/FALSE?}$$

Answer:

Recall: $f^D(x,y) = f'(x',y')$

$$\therefore \text{LHS} = ((f(x,y))^D)' \stackrel{\text{De Morgan's}}{=} (f'(x',y'))' = f(x',y')$$

$$\text{RHS} = ((f(x,y)')^D) \stackrel{\text{De Morgan's}}{=} f(x,y) \Big|_{\substack{X \rightarrow X' \\ Y \rightarrow Y'}} = f(x',y') \quad \therefore \boxed{\text{TRUE}}$$

$$(e) X + YX'Z = ?$$

Answer:

Use 2nd distributive law.

$$X + X'(YZ) = \underbrace{(X + X')}_1 (X + YZ) = X + YZ$$

② Basic Definitions:

$$F = A \cdot B$$

(a) minterm expansion of F:

$$A \cdot B$$

(b) max term expansion:

$$(A+B)(A+B')(A'+B)$$

(c) minimum sum of products:

$$A \cdot B$$

(d) minimum product of sums:

$$A \cdot B$$

(e) Implicants:

$$A \cdot B$$

Notes


M_3

$$F = M_3 = M_0 \cdot M_1 \cdot M_2$$

$(A+B)$ $(A+B')$ $(A'+B)$

① product term with 2 literals

Defn: should have the min. # of sum terms



∴ ② sum terms multiplied

(-Impossible to have 1 sum term)
 $A'+B$ $A'+B'$
 $A+B$ $A+B$ only
 $A+B'$ $A+B'$ possible

all product terms that make $F = 1$

	0	1
0	0	0
1	0	1

(f) Prime implicants,


A · B

(g) Essential prime implicants

A · B

③ Combinational Verilog design problem :

- Write a Verilog module to implement an "encoder"; which implements the inverse fn of the 2:4 decoder.



A3	A2	A1	A0	F1	F0
1	0	0	0	1	1
0	1	0	0	1	0
0	0	1	0	0	1
0	0	0	1	0	0
(everything else)				X	X

module Encoder_4_2(A, F);

input [3:0] A;

output [1:0] F;

⋮

endmodule

(a) Using only continuous assignments (with "assign" statements)


```
assign F1 = A[3] | A[2]; // assume no invalid
                        // inputs to
                        // encoder.
assign F0 = A[3] | A[1];
```

(b) using only procedural assignments:

```
reg [1:0] F;
always @ (A)
  case (A)
    4'b1000 : F = 2'b11;
    4'b0100 : F = 2'b10;
    4'b0010 : F = 2'b01;
    4'b0001 : F = 2'b00;
    default : F = 2'bxx;
  endcase
```

(c)

④ CMOS implementation:



(a) Is this a valid CMOS circuit?

Answer: Pull-up: $F = A' \cdot B'$

Pull-down: $\bar{F} = A + B$


valid ✓ since complements

(b) what fn does this implement?


$F = A' \cdot B'$ (NOR)

⑤ Basic Definitions:

(a) Is the following circuit combinational?




Answer: combinational iff ^{current} (Q, P) determined completely by ^{current} (R, S) .



combinational

(b) Combinational?




Answer:

A	Q
1	1
0	hold Q

No
 ∴ Sequential

(c) can the circuit in (b) be used as a memory cell?

Answer: No: because no way to write in a 0.



(d.1): combinational?

Answer:

A	behavior
1	hold Q
0	oscillatory Q


No because Q's value not completely determined by current A.

(d.2) Can this device be used as a memory ~~element~~ cell?

No: because A = 0; Q oscillates.

• no way to write anything to the device.

(e) Is the following device synchronous?



Q: output


T: input.

Defn #1: of "synchronous device"


Answer:

a synchronous device \equiv at least 1 asynchronous input.
 there, T only ^{data} input. \therefore ~~Can~~ ^{can} Q change without regard to the CLK input? No.

\therefore As a device: the device is synchronous.
 (as a black box)



(f) Defn 2: "Synchronous design": All memory devices clocked by same global clock (or set of clocks)



∴ asynchronous design,
(according to Defn 2)

(g) Part (e): Compute:

(g.1): Set-up time of Device:

$$t_{su} = t_{su}^{(F1)}$$


(g.2): hold time:

$$t_h = t_h^{(F1)}$$


(g.3): CLK-Q delay, (Q vector here)

$$t_{CLK-Q} = t_{CLK-Q}^{(F1)} + t_{CLK-Q}^{(F2)}$$


⑥ Implement a ^{4-bit} circular shift register that shifts circularly if SH is asserted, does parallel load if PL asserted, serial load if SL asserted, otherwise holds, (Shift circular ~~if~~ serial loading)



SH	PL	SL	F ₁	F ₀	behavior
1	0	0	0	0	circular shift ✓
0	1	0	0	1	parallel load
0	0	1	1	0	serial load
0	0	0	1	1	hold



⑦ Timing:



outputs: Q_1, Q_2
 inputs: A .

(a) minimum clock period = ?

Answer:


$$T \geq t_{CLK-Q}^{(F1)} + t_{max}^{(B)} + t_{su}^{(F2)} = \alpha$$

$$T \geq t_{CLK-Q}^{(F2)} + t_{max}^{(A)} + t_{su}^{(F1)} = \beta$$

$$\therefore T_{min} = \max\{\alpha, \beta\}$$


(b) Find the t_{su}^{th} of this circuit when it is considered as a device, with inputs A and CLK .

(b.1) t_{su} = min duration for which A has to be stable before the rising clock edge




$$t_{su} = t_{max}^{(A)} + t_{su}^{(F1)}$$

$$(b.2) t_h = \max \{ t_h^{(F1)} - t_{min}^{(A)}, 0 \}$$



$$(b.3) t_{CLK-Q} = \max \{ t_{CLK-Q}^{(F1)}, t_{CLK-Q}^{(F\phi)} \}$$



(a) Find worst-case delay:

Inside 4-bit CLA:

$$P_i = A_i \oplus B_i \quad 0 \leq i \leq 3$$

$$G_i = A_i \cdot B_i \quad 0 \leq i \leq 3$$


$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

$$S_3 = C_3 \oplus \underbrace{A[3] \oplus B[3]}_{\otimes 1}$$



Note that: Inside second 4-bit CLA:


$$C_i \otimes (x+2) \quad \text{where } x: \text{delay of Carry. } (\otimes)$$

$$S_i \otimes (x+3)$$

Answer: 6

(b) Find the critical path.


Answer



↑
(Note that it does not start from C_0 .)


(c) critical transition:

- For adders, usually need to supply both A and B and then wait for the result:
- ~~states are~~ instead of critical transitions, the critical inputs states: that realize the worst-case delay



⑨ FSM & Verilog:

Implement the following machine in Verilog.



```

module fsm(X, Y, CLK);
    input X, CLK;
    output Y;
    reg[1:0] Q, Q_next;
    parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10;

```

```

// flip-flops
always @(posedge CLK)
    if (Reset)
        Q <= s0;
    else
        Q <= Q_next;

```

// next state logic, output logic

```

always @ (X or Q)



```

```

    case ({Q, X}) begin
        2'b000: Q_next = s1; Y = 1;
        2'b001: Q_next = s0; Y = 0;
        2'b010: Q_next = s1; Y = 0;
        2'b011: Q_next = s2; Y = 0;

```

State:



2'b100: Q-next = s1; Y = 1;

2'b101: Q-next = sφ; Y = 0;


default: Q-next = sφ; Y = 0; -

endcase

endModule

⑩ Design an FSM that recognizes the patterns 010, 011, observing 1 input bit at a time, overlaps allowed

State diagram:




010

011

~~01~~

⑪ Mealy / Moore?



inputs: X, Y, Z

outputs: M, K

Answer: Mealy because $M = f(Q_1, \underline{a} \underline{d} Y)$