











































Full Adder from Arithmetic Operation	15
<pre>module ADD_FULL_RTL (sum,cout,x,y,cin);</pre>	
output sum,cout;	
input x,y,cin;	
//declaration for continuous assignment	
wire cin,x,y,sum,cout;	
// concatenation operator and addition	
assign {cout, sum} = $x + y + cin$ ;	
endmodule	
October 17, 2006 ECE 152A - Digital Design Principles	23







r		
Two-b	it, Ripple Carry Adder –	
Structu	ıral Verilog	
m	odule TWO_BIT_ADD (S,X,Y,cin,cout);	
	<pre>input cin; input [1:0]X,Y; // vectored input output [1:0]S; // and output signals output cout;</pre>	
	wire cinternal;	
	ADD_FULL AF0(S[0],cinternal,X[0],Y[0],cin); ADD_FULL AF1(S[1],cout,X[1],Y[1],cinternal);	
en	dmodule	
October 17, 2006	ECE 152A - Digital Design Principles	27





