

STATE MINIMIZATION

AIM: Implement a FSM with the fewest number of states possible.

Advantage = minimizes the flip-flops you need to use.


[ BUT: may not be necessary to do this or may not be what you want.

Examples:

1. FPGA has a fixed # of ffp's. If your <sup>current</sup> design uses/needs a number of flip-flops less than available number, state minimization not necessary.

2. VLSI chip; trying to minimize the number of flip-flops may significantly increase the wiring complexity to implement next-state equations.

(So area of wires ↑ and <sup>(total)</sup> overall area may ↑.)

3. state minimization may destroy the modularity of the design: e.g.,  . minimize


the number of states may interleave unrelated parts of FSM1 & FSM2. Can't change FSM1 anymore if need to.  
⇒ less flexible, less modular ]

With these caveats, let's start.


INTUITION

Ex 1 Examine the following two machines (which are versions of the parity checker without reset.)

Machine 1



Machine 2




It is not possible to distinguish between states  $S_0$  and  $S_2$  in Machine 2: If I'm sitting at state  $S_0$ , how can I tell whether I am in  $S_0$  or  $S_2$ ? I cannot. Why not? Because

- the outputs are the same. (Both [0].) , and
- the transitions from that state are the same. (0 loops back to me, and 1 transitions to  $S_1$ .)

[Note that  $S_2$  has an incoming arrow  $\overset{1}{\curvearrowright}$  into it, which  $S_0$  does not. But this does not matter because state (by definition) captures all of the relevant past. Given the state, how I got into that state does not matter in determining the future behavior. This is called the Markov property; namely, that a state is characterized by only its output (in Moore case) and the set of transition arrows emanating from it.]

- In machine 2,  $S_0$  and  $S_2$  are called "equivalent states". (Precise definition will come later.)
- If two states are equivalent, then I can consolidate/reduce/merge them to a single state. In machine 2, reduction of  $S_0$  and  $S_2$  into a single state gives



[Note how we took the union of the incoming arcs into  $S_0$  and  $S_2$  when constructing the new state  $S_0'$ .]

— But the above machine is the same as machine 1. We say that machine 1 and machine 2 are equivalent (sequential) machines.

## FORMAL TECHNIQUES

Main Questions:

1. How can we reduce a given machine to the minimum number of states?
2. How can we show that two machines are (prove) equivalent?

## Main techniques:

1. Row matching: • Can identify equivalence in some but not all cases.
  - usually used as a first step in reduction before more powerful methods are applied,
2. Implication chart (implication table) <sup>a.k.a</sup>: can find the min. # states

## 2- Implication table (or implication chart),

- • can find the optimal (i.e. minimum # states) solution.

### Example 2:

Build a FSM that takes a 1-bit at a time

and recognizes (accepts) 0101

and 1001, but rejects all other 4-bit vectors.

(The machine processes quadruples.)

a Can do this problem intuitively: i.e. build the states while trying to keep the number of states low.


OK

b Write down a state diagram without worrying about the number of states. Then apply tools to reduce the # of states.

We will choose option b to illustrate state reduction/minimization.

Build it as a Mealy machine.

6



MEALY  
STATE  
DIAGRAM

# Application of [Row Matching]


## MEALY STATE TABLE

Present State	Next state		Output	
	X=0	X=1	X=0	X=1
A	B	C	0	0
B	D	E	0	0
C	<del>F</del> E	<del>G</del> D	0	0
D	H	<del>I</del> H	0	0
E	J	<del>K</del> H	0	0
<del>F</del>	<del>K</del> J	<del>M</del> H	0	0
<del>G</del>	<del>N</del> H	<del>P</del> H	0	0
<u>H</u>	A	A	0	0
<del>I</del>	A	A	0	0
J	A	A	0	1
<del>K</del>	A	A	0	0
<del>L</del>	A	A	0	1
<del>M</del>	A	A	0	0
<del>N</del>	A	A	0	0
<del>P</del>	A	A	0	0

- E  $\xrightarrow{2}$
- D  $\xrightarrow{7}$
- eliminate I  $\xrightarrow{1}$
- H  $\xrightarrow{2}$
- L  $\xrightarrow{6}$
- M  $\xrightarrow{3}$
- J  $\xrightarrow{4}$
- H  $\xrightarrow{5}$

(no 0 state!)

- can easily draw the final reduced ~~st~~ (Mealy) state diagram from table.
- will use 7 states.



- Row matching: technique uses equal states.
- In general, this technique cannot find the minimal set of states



Counterexample:


- \* Odd-parity checker:

$S_0$  and  $S_2$  are equivalent but their rows don't match.

∴ Row matching applied to that example does not produce a minimal solution.

∴ need more powerful methods.

- First: we need to develop a precise definition of equivalent states.



The state  $p$  in  $N_1$  is equivalent to state  $q$  in  $N_2$  iff  $\lambda_1(p, \underline{X}) = \lambda_2(q, \underline{X}) \quad \forall \underline{X}$ .

Problem:  $\underline{X}$  arbitrarily long

Thm: Two states  $p$  and  $q$  of a seq. circuit are equivalent iff  $\forall$  single input  $(X)$ , the outputs are the same and the next states are equivalent.

$$\text{ie. } \lambda(p, X) = \lambda(q, X) \quad \text{and} \quad \delta(p, X) \equiv \delta(q, X)$$

\* recursive definition!