


Lecture: Timing

Basic Concepts:

1 Maximum propagation delay


2 Set-up time:



D has to be stable at least

t_{su} before the falling edge of the clock


Ⓑ Flop (true edge triggered)




D has to be stable at least this long before the active rising edge of CLK

3 Hold time = minimum duration for which the data input D has to remain stable after the clock edge (that matters)

Ⓐ Positive Level-sensitive D latch:




Ⓑ D flip-flop (positive edge-triggered)



Hold time:

- Why does it arise?

Example 1




If D: $0 \rightarrow 1$ and CLK: $1 \rightarrow 0$, then it is possible that the output of the lower AND gate is 1 for a moment (at clock edge) which would lead to

$$\begin{bmatrix} R \\ S \end{bmatrix} = \begin{bmatrix} 1 \\ 1 \end{bmatrix} \text{ forbidden} \rightarrow \begin{bmatrix} Q \\ Q' \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}.$$

2

If D is held stable for at least t_{AND} ns,
this can be prevented.




A $t_h = t_{AND}$ for D-latch.


(Note: A conservative estimate, lower values of t_h than t_{AND} ns might be possible if we knew the implementation of the AND gate at transistor level.)

Example 2: D latch with CLOCK SKEW.

clock skew: the clock arrives late at the D latch.



— What is the minimum duration for which D has to be stable after the falling edge of the CLK?




Answer:


$t_{wire} + t_{AND}$

(this assuming that device satisfies a t_{su} wrt. a global clock)


Example 3: Master-slave D flip-flop:




- This is a positive edge-triggered ff.



- Hold time \equiv minimum duration for which D has to be stable after CLK edge.




Example 4: T flip-flop



$$Q^+ = R'(Q \oplus T)$$

Evaluate:


(a) CLK-to-Q delay (of T flip-flop):



$$t_{CLK-Q}^{(T-ff)} = \text{Max. prop. delay from active edge of CLK to stable } [Q, Q'] \text{ (assuming } T, R \text{ constant.)}$$

$$= t_{CLK-Q}^{(D-ff)} \text{ (since } Q^+ \text{ will be stable if } T, R \text{ stable)}$$


(b) $t_{su}^{(T-ff)}$ = minimum duration for which T and R have to be stable before CLK edge



$$t_{max} = \max \{ t_{inv}, t_{AND} + t_{OR} \}$$

$$t_{su}^{(T-ff)} = t_{su}^{(D-ff)} + t_{AND} + t_{OR}$$

(c) Hold time: = minimum duration for which T and R have to be stable after the CLK edge




$$\boxed{t_h^{(T-ff)} = t_h^{(D-ff)} - \min \{ t_{AND} + t_{inv}, t_{AND} + t_{xor} \}}$$

$$\boxed{= t_h^{(D-ff)} - t_{AND} - \min \{ t_{inv}, t_{xor} \}}$$

∴ Combinational logic in next state computation buys you some hold time

Example 5: 2-bit Shift Register



(a) CLK-to-Q delay of 2-bit SR?

$t_{CLK-Q}^{(SR)}$ \equiv maximum propagation delay from active edge of CLK to stable output vector (assuming D is stable.)

" [Q1 Q2] here

$$= \max \left\{ \underbrace{t_{CLK-Q}^{(F1)}}_{\text{(for } Q1)}, \underbrace{t_{CLK-Q}^{(F2)}}_{\text{(for } Q2)} \right\}$$


(b) Setup time of SR \equiv minimum duration for which the D input has to be stable before the CLK edge

$$t_{su}^{(SR)} = t_{su}^{(F1)}$$

(c) Hold time of SR \equiv min. duration for which D has to remain stable after the CLK edge

$$t_h^{(SR)} = t_h^{(F1)}$$

Example 6: Shift Register with Clock Skew:



(a) What may go wrong in this situation due to clock skew?

• Visualize the active edge of CLK arriving at F1.


What happens at that instant?

• Now, visualize "same" CLK edge arriving at F2, a moment (t_{skew} ns) later.

What happens?


- Value of D shoots through to Q2.

(b) What is the maximum clock skew that this shift register can tolerate (i.e. still work correctly)?




need \therefore $t_{skew} < t_{CLK-2}^{(F1) \text{ min}}$ Maximum tolerable clock skew.

Example 7: A new flip-flop:



(a) What does this device do?

1 Concentrate on the clock first: when is each latch active?




⇒ will be negative edge-triggered.

2 They examine input (D) → output (Q) relationship.

When CLK high D ~~read~~ ^{written} in, inverted, clock low → D read out, inverted. ∴ Q = D.

∴ a negative edge-triggered D flip flop.


(Example 7: (continued):)



(b) CLK-Q delay :


≡ max delay from (critical) CLK edge to stable Q
(assuming D stable)

[Since this is a negative edge-triggered ff, critical CLK edge is falling edge; Q available after falling edge.]




$$t_{CLK-Q} = t_{inv}^{(1)} + t_{CLK-Q}^{(L2)} + t_{inv}^{(3)}$$

(Example 7: continued):




(c) Setup time

≡ Minimum duration for which D has to be stable before the active clock edge.
 (falling edge here)



$$t_{su}^{(ff)} = t_{su}^{(L1)}$$


(d) Hold time; ≡ Min. duration D stable after falling clock edge




$$t_h = t_h^{(L1)}$$

(Example 7: continued):

(e) What is the advantage of this design



over the standard M-S implementation:




- Visualize what inverters (2) and (3) do to the signal!
- When does CLK arrive at the second latch?
 - an inverter delay (1) afterwards
- Due to clock skew (due to $t_{inv}^{(1)}$, if $t_{clk-q}^{(L1)} < t_{inv}^{(L2)}$, then the value D may shoot through.)
- By putting in (2), we "equalize" the delays along CLK and data routes.

$$t_{skew} < t_{clk-q}^{(min-L1)} + t_{inv}^{(2)}$$

← increases the max. tolerable clock skew

(f) Disadvantage? - output Q available $t_{inv}^{(3)}$ ns. later


Example 8 : Pipeline Stages



X_1, X_2 data inputs, Q output.

(a) Given this pipeline fragment, what is the minimum clock period for which this fragment of the pipeline will work?

- First, visualize signals to understand why it might not work if the clock period is very low:




* We want the data X_1 to have the chance to propagate to D_2 and be ready at next clock edge.

$$\underbrace{t_{CLK \rightarrow Q}^{(F1)}} + \underbrace{t_{max}^{(CL)}} + \underbrace{t_{su}^{(F2)}}$$

$$\therefore T \geq \underbrace{t_{CLK \rightarrow Q}^{(F1)} + t_{max}^{(CL)} + t_{su}^{(F2)}}_{\text{min clock period}}$$


(Example 8 : continued):



(b) What is the minimum duration for which X_2 has to be stable before the rising edge of CLK?

- Think about why things would go wrong if X_2 changed too close to CLK edge.

- We want X_2 's value to be propagated & ready when clock edge arrives at F2.



(c) What is the maximum tolerable CLK skew to F2?

