


Lecture #1

[Reading: Ch 1.1, 2.1-2.8, 3.5]

(10 minutes)

• Welcome to ECE 152A.

— Digital design principles: First, let's place the context of the course in context. Example.



- A) - Analog underlying world → Digital {0,1}
- B) Circuits, devices must export to us abstractions = AND/OR/NOT gates

underlying technology changes very rapidly.

Moore's Law: Integrated circuit technology doubles the # transistors per cm^2 roughly every 1.5-2 years (exponential increase in time).
 Currently, we're at $\approx 10^8$ of millions of transistors/ cm^2 .
 (2004)
 (gate length: $\approx 0.10 \mu m$)

- Increase due to: 1) device innovations, 2) fabrication technology innovations.


* Enormous implication because the cost of a chip

Scales with its area. So, if you can pack twice the number of transistors per area in 18 months / 2 years then the cost of ~~digital functionality~~ ^{the incredible} ~~digital functionality~~ is driven down. Considered the main reason ~~for~~ ^{the} \downarrow of digital hardware over the last 3 years.

2) New technologies emerging:

EX1) Rick Weiss at Princeton: computing w/ bacteria.
 - Biological devices are very slow, but ~~are~~ capable of massively parallel operation.

1-2 sentences

- So: EX1 \rightarrow  \rightarrow build using biological means (bacteria)


• Whatever new technology emerges, ~~must export the~~ we ~~expect~~ ^{expect} that it export ~~the~~ common abstractions such as AND, OR, NOT gates.

EX2) IBM: Amorphous computing: - check out their web site.
 • "Biologically inspired".


- To get to the exciting frontiers, start out at humble places:

Digital logic: $\mathcal{B} = \{0, 1\}$

Values are called Boolean



Basic logic operations: NOT, AND, OR




$$F = \bar{A} \quad (\text{or } F = A')$$

Truth table

Input A	Output F
0	1
1	0

• AND gate:




$$F = A \cdot B$$

$$(\text{or } F = AB)$$

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

(ask class)

• OR gate:



$$F = A + B$$


A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

EX1 "Sprinkler system" (skip) [Logic design is widely used to build embedded systems / controllers of simple systems; not just (complex systems like computers)]

- Sprinkler system in the garden;

- I want the sprinkles to turn on: ~~at~~ ^{between} 11:00 PM - 1:00 AM and if it's not raining.

[Ask class, what are the input devices?]



$$A = \begin{cases} 1 & \text{if raining} \\ 0 & \text{otherwise} \end{cases}$$

$$B = \begin{cases} 1 & \text{if } 11:00 \text{ pm} \leq t \leq 1:00 \text{ AM} \\ 0 & \text{otherwise} \end{cases}$$

11:00 pm ≤ t ≤ 1:00 AM
otherwise

↑ inputs


$$F = \underbrace{A'}_{\text{not raining}} \cdot B$$

A	B	F
0	0	0
0	1	1
1	0	0
1	1	0


not raining → (points to A=0 rows)

skip ↑

EX2




lamp



Switch - UPSTAIRS (s-u)



Staircase at home



Switch - DOWNSTAIRS (s-d)

(15 minutes)

— Design the controller circuit for the lamp such that I can turn the lamp on or off from either switch.

1 Understand the problem statement by creating some examples.

a Very important to assign variables clearly to real-world events.

Ex] Let $F = \begin{cases} 1 & \text{lamp is on} \\ 0 & \text{lamp is off.} \end{cases}$

b When working on examples, you need to determine the initial conditions — OR comentary used.

EX] Decide that: if BOTH $s-u$ and $s-d$ are OFF, then the lamp will be off.

Answer

$s-u = \begin{cases} 1 & \text{if switch upstairs is in UP position} \\ 0 & \text{else} \end{cases}$


$s-d = \begin{cases} 1 & \text{if switch downstairs is in UP position} \\ 0 & \text{else} \end{cases}$

$s-u$	$s-d$	F
0	0	0
0	1	1
1	0	1
1	1	0


c Now, play with it:

- Assume I go upstairs and ~~was~~ flip the switch to turn it on: ————— Then, the lamp must turn on.

- Now, I go downstairs and want to turn off the lamp. ————— I flip the switch.

Now, I go up stairs again and want to turn on the lamp. Flip the switch. 

- Try many other combinations. Make sure your truth table works.

~~*2 This is the truth table of an XOR gate. \Rightarrow  $F=1$ iff input are different.~~

- ~~- The truth table gives a complete characterization of the input/output behavior of a combinational circuit. But it is not compact (grows exponentially in size with the # input variables) and is hard to manipulate.~~
- ~~- Tool that we use is Boolean algebra.~~

① Associative Law:

$$A + (B + C) = (A + B) + C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

② Commutative Law:

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

③ Distributive Law:

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

← Important.

$$④ A + 0 = A$$

$$A + 1 = 1$$


$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$

(Ask class)

Other logic gates,


NOR gate:



$$F = (A + B)'$$

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0


NAND gate:



$$F = (A \cdot B)'$$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

XOR gate:




$$F = A \oplus B$$

(F is 1 iff A and B are different)

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

XNOR gate:




$$F = (A \oplus B)'$$

(F=1 iff A and B are the same)

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

EX3] Scatron machine

(10 minutes)



- Say we want to design part of this machine in digital hardware.
- Design the digital circuit that compares the student's answer with the key and tells you whether the answer is correct or not.

Inputs ① optical detectors,

$$\begin{aligned}
 & \uparrow \\
 & X_1 \quad X_2 \quad X_3 \quad X_4 \\
 X_1 &= \begin{cases} 1 & \text{if } A^{\text{spot}} \text{ is detected as "dark"} \\ 0 & \text{else.} \end{cases} \\
 & \vdots \\
 X_4 &= \begin{cases} 1 & \text{if } D^{\text{spot}} \text{ is detected as "dark"} \\ 0 & \text{else.} \end{cases}
 \end{aligned}$$

② Answer key:

$$\begin{aligned}
 & Y_1 \quad \dots \quad Y_4 \\
 Y_1 &= \begin{cases} 1 & \text{if correct answer has A as } \underline{\text{dark}} \\ 0 & \text{else} \end{cases} \\
 & \vdots \\
 Y_4 &= \begin{cases} 1 & \text{if } \dots \quad D \quad \dots \\ 0 & \text{else.} \end{cases}
 \end{aligned}$$

outputs:

$$\text{Let } Z = \begin{cases} 1 & \text{if student answer is correct} \\ 0 & \text{else} \end{cases}$$

Key step: [ASK CLASS]

$Z = 1$ iff "each choice matches the answer key,"

$$\underbrace{X_1 == Y_1}_{(X_1 \oplus Y_1)'} \text{ and } \underbrace{X_2 == Y_2}_{(X_2 \oplus Y_2)'} \text{ and } \dots \text{ and } \underbrace{X_4 == Y_4}_{(X_4 \oplus Y_4)'}$$

$$Z = \left[(X_1 \oplus Y_1)' \cdot (X_2 \oplus Y_2)' \right] \cdot \left[(X_3 \oplus Y_3)' \cdot (X_4 \oplus Y_4)' \right]$$

Circuit Schemata:

