


LECTURE 8

• Emphasis: Mapping word problems to Mealy/Moore FSMs.

Ex 1 | Simple Vending Machine:


- Vending machine serves gum.
- Each gum costs 15¢.
- The machine accepts only nickels & dimes.
- ~~Exact change must be provided~~; The machine does not return extra money. (e.g. 10 + 10 = 20; gives 1 gum & 5¢ gets wasted)
- Machine should work continuously, i.e. after putting 15¢, if I put 5¢ it should store carry toward next gum.
- Implement the control of this machine in Verilog.

1 - Understand the problem:



2 - Draw the state diagram: [Ask class]

See next page



- Draw the basic structure (above) to capture the essence of the solution.
- Now, define the inputs and outputs clearly.
Inputs: sensor must indicate whether ¹⁾ it's a dime or nickel, ²⁾ ~~but at other times~~ ³⁾ nothing has been deposited.
~~need~~ need 3 values. So 2 left.
 use $N = \begin{cases} 1 & \text{nickel} \\ 0 & \text{otherwise} \end{cases}$

$$D = \begin{cases} 1 & \text{dime} \\ 0 & \text{otherwise} \end{cases}$$


Here:

N	D	meaning
0	0	nothing deposited.
0	1	dime
1	0	nickel
1	1	X ← never occurs; don't care.

outputs: gum releaser:

$$G = \begin{cases} 1 & \text{release gum} \\ 0 & \text{otherwise} \end{cases}$$

Now, let us add these to the state diagram.



Inputs: (N, D)

- Make sure that all input combinations are handled by the state diagram. (There should be 3 arrows emanating from each state above.)
- Write the G output on each state. (Moore machine)

4. State minimization :

Eliminate any 'redundant' states. (This is usually difficult and we need more advanced tools)

But in this example we see that the state 20¢ is redundant : Examine ⁽¹⁾ the output arrows of 15¢


and 20¢, and ⁽²⁾ the output. If sitting in any one of these states, impossible to tell which one. (A sufficient condition for equivalence)

Instead of 15¢ and 20¢, we can have a ^{single} state ~~called~~ meaning "15¢ or 20¢ have been deposited".

The reduced state table is : → next page

[Faint, mostly illegible state transition table content]

(Reduced state diagram) :



(N/D)

5- State table :

we have 4 states: need 2 bits to represent them

State assignments:
 0 ϕ : $\begin{matrix} Q_1 \\ 0 \end{matrix} \begin{matrix} Q_0 \\ 0 \end{matrix}$
 5 ϕ : 0 1
 10 ϕ : 1 0
 15 ϕ : 1 1

State table: (state-assigned table)

current inputs		current state		next state		G
N	D	Q_1	Q_0	Q_1^+	Q_0^+	
0	0	0	0 (0 ϕ)	0	0	(0 ϕ) 0
0	0	0	1 (5 ϕ)	0	1	(5 ϕ) 0
0	0	1	0 (10 ϕ)	1	0	(10 ϕ) 0
0	0	1	1 (15 ϕ)	0	0	(0 ϕ) 1
0	1	0	0 (0 ϕ)	1	0	(10 ϕ) 0
0	1	0	1 (5 ϕ)	1	1	(15 ϕ) 0
0	1	1	0 (10 ϕ)	1	1	(15 ϕ) 0
0	1	1	1 (15 ϕ)	1	0	(10 ϕ) 1
1	0	0	0 (0 ϕ)	0	1	(5 ϕ) 0
1	0	0	1 (5 ϕ)	1	0	(10 ϕ) 0
1	0	1	0 (10 ϕ)	1	1	(15 ϕ) 0
1	0	1	1 (15 ϕ)	0	1	(5 ϕ) 1
1	1	0	0	X	X	X
1	1	0	1	X	X	X
1	1	1	0	X	X	X
1	1	1	1	X	X	X

Point out to class:
 ← (uses current state?)

6. ~~Implementation~~

what we may do now

A) By hand:

- write output and next-state equations.
- map to a flip-flop implementation.

B) Write Verilog:

- From state diagrams, write Verilog.
- Use CAD tools to minimize and to download to a target architecture (such as an FPGA).

∴ output equations

With represent it as a K-map (and include the don't cares)

Q:

ND

Q ₁ Q ₀	00	01	11	10
00	0 <small>0</small>	0 <small>4</small>	X <small>12</small>	0 <small>8</small>
01	0 <small>1</small>	0 <small>5</small>	X <small>13</small>	0 <small>9</small>
11	1 <small>3</small>	1 <small>7</small>	X <small>15</small>	1 <small>11</small>
10	0 <small>2</small>	0 <small>6</small>	X <small>14</small>	0 <small>10</small>

$$Q = Q_1 \cdot Q_0$$

(min SOP form)

Next-state eqns:

Q_1^+

		ND			
		Q_1, Q_0		N	
		00	01	11	10
00		0	1	X	0
01		0	1	X	1
11		0	1	X	0
10		1	1	X	1

$$Q_1^+ = Q_1 \cdot Q_0' + 1D + Q_1' \cdot Q_0 \cdot N$$

(min SOP form.)


Q_0^+

		ND			
		Q_1, Q_0		N	
		00	01	11	10
00		0	0	X	1
01	[1	1	X	0
11		0	0	X	1
10		0	1	X	1
]

$$Q_0^+ = Q_1' \cdot Q_0 \cdot N' + Q_1 \cdot Q_0' \cdot D + Q_1 \cdot N + Q_0' \cdot N$$

(min SOP)

- Map to D-flip-flops:



This implements the vending machine controller.



LECTURE 9

Aim: Implement FSMs in Verilog.

(use ^{the} Verilog code for simulation & synthesis).


Two ways to write the FSM (e.g. ^{simple vending machine} SVM).

A RTL ^(register-transfer-level): at level of fops & comb. logic.
[from next-state & output equations.] ^{mixes behavioral & dataflow styles.}

B Behavioral level: at level of the state diagram.
[from state diagram.]

- First, we do the RTL design.

- In order to get there, first understand how to write a clocked D-latch:



```

Module D_latch (D, Reset, CLK, Q, Q-bar);
  input D, Reset, CLK;
  output Q, Q-bar;

  reg Q, Q-bar; // since on LHS below is
                // procedural statement.

```

```
always @ (D or Reset or CLK)
```

```
  if (Reset)
```

```
    Q <= 0;
```

```
    Q_bar <= 1;
```

```
  else
```

```
    begin
```

```
      if (CLK)
```

```
        Q <= D;
```

```
        Q_bar <= ~D;
```

```
      end
```

```
    endmodule
```

Remarks:

① Notice the asynchronous Reset. (This is in the nature of a latch, even checked.) \rightarrow Q will be set 0 any time Reset = 1.

② Notice the behavioral nature of the above code. It says nothing about the gate-level implementation. You could write a gate-level implementation, but the beauty of Verilog is that you can write code at different layers of abstraction. So: here we don't want to worry about the gate-level description of a latch, so we write its behavior.

③ What are $\boxed{\leftarrow =}$ assignments?

↑
non-blocking procedural assignments.

- The non-blocking assignments in a block transfer data from RHS \rightarrow LHS in parallel.
- very useful for describing hardware.

④ Implied memory:

Note that if (CLK) ... has no else:

since the condition (\sim CLK) is not explicitly handled in code, the synthesis tools will

assume that memory is implied and will synthesize

a latch to produce the behaviour

When (\sim CLK), then hold in Q and

Q-bar the values that those variables ~~have~~

were last assigned.

Assignments in Verilog

Continuous

assign a = b & c;



procedural

always @ (posedge clk)

blocking

a = b;

c = a;

Effect: c = b;

- Statements in same block executed sequentially (in order)

Ex) a [3], b [5], c [6]

a = b a [5] b [5] c [6]

c = a a [5] b [5] c [5]

↑
not good

non-blocking

a <= b;

c <= a;

Effect: a ← b
c ← a

- statements executed in parallel


Ex)

a <= b; a [5] b [5] c [3]
c <= a;

"c gets the old value of a"

↑
Good Model for Sequential, Synchron circuits

D flip-flop:



```
module D_flipflop (D, Reset, CLK, Q, Q-bar);
```

```
input D, Reset, CLK;
```

```
output Q, Q-bar;
```

```
reg Q, Q-bar;
```

```
always @ (posedge CLK)
```

```
if (Reset)
```

```
Q <= 0;
```

```
Q-bar <= 1;
```

```
else
```

```
Q <= D;
```

```
Q-bar <= ~D;
```

```
endmodule
```

cannot mix types in
sensitivity lists
(posedge & negedge time
in edges separate)

Remarks:

1) Implied memory:

performs the body at the clock edge; at other times, it holds the value of Q (and Q-bar).

2) Synchronous reset: At the edge, ~~Reset~~


→ Reset takes effect at posedge

Let's go back to the SVM

A Datapflow Level & state table

[from the next-state and output equations.]

interface:



Look at the hardware diagram at end of Lecture 2.

```
Module SimpleVerifyingMachine (N, D, CLK, Reset, Q);
```

```
input N, D, CLK, Reset;
```

```
output Q;
```

```
reg[1:0] Q; // current state
```

```
wire[1:0] Q_next; // next state
```

~~Flip-flops:~~

```
always@ (posedge CLK)
```

```
if (Reset)
```

```
Q <= 2'b00; // vector operation
```


```
else
```

```
Q <= Q_next; // " "
```

// combinational logic: next-state eqns

```
assign Q_next[1] = Q[1] & ~Q[0];
```

```
Q_next[0] = ~Q[1] & Q[0] & N;
```



assign Q_next[0] = ~Q[1] & Q[0] & ~N

| Q[1] & ~Q[0] & D | Q[1] & N | ~Q[0] & N;


// combinational logic, output eqn

assign G = Q[1] & Q[0];


endmodule.

B Behavioral level : (from state diagram)

• Block diagram / Interface:



• Recall that we want to implement a Moore machine. So, hardware (after synthesis) should look like:



• Keep this model in mind when writing the behavioral level code.

```
module SimpleVendingMachine (N, D, CLK, Reset, G);
```

```
    input N, D, CLK, Reset;
```

```
    output G;
```

```
    // internal variables
```

```
    reg [1:0] Q, Q_next;
```

```
    // parameters: (short-hand ; avoid to errors; scope limited  
    // to this module)
```

```
    parameter s0 = 2'b00; // 0¢
```

```
    parameter s5 = 2'b01; // 5¢
```

```
    parameter s10 = 2'b10; // 10¢
```

```
    parameter s15 = 2'b11; // 15¢
```

```
    // (could also write parameter s0 = 2'b00, s5 = ... ;)
```

```
    // Flip-flops:
```

```
    always @ (posedge CLK)
```

```
        if (Reset)
```

```
            Q <= s0;
```

```
        else
```

```
            Q <= Q_next;
```

// Next-state comb. logic

always@ (Q or N or D)

case ({Q, N, D})

// sφ;
4'bφφφφ : Q_next <= sφ;

4'bφφφ1 : Q_next <= s1φ;

4'bφφ10 : Q_next <= s5;

// s5;

4'bφ100 : Q_next <= s5;

4'bφ101 : Q_next <= s15;

4'bφ110 : Q_next <= s10;

// s10;

4'b1000 : Q_next <= s10;

4'b1001 : Q_next <= s15;

4'b1010 : Q_next <= s15;

// s15;

4'b1100 : Q_next <= sφ;

4'b1101 : Q_next <= s5;

4'b1110 : Q_next <= s1φ;

default : Q_next <= 2'bxx;

endcase

// output equation:

//

assign G = Q[1] & Q[0];

end module
