

# Submicron Lateral Scaling of Vertical-Transport Devices: Transferred-Substrate Bipolar Transistors and Schottky-Collector Tunnel Diodes

M. Rodwell, R. Pallela, B. Agarwal, M. Reddy, Q. Lee, J. Guthrie, D. Mensa, L. Samoska  
*Department of Electrical and Computer Engineering, University of California, Santa Barbara*

S.C. Martin, R.P. Smith

*Jet Propulsion Labs, California Institute of Technology, Pasadena, CA*

Transferred-substrate HBTs, fabricated with 0.7 micron emitters and 1.6 micron collectors, obtain 277 GHz power-gain cutoff frequencies  $f_{max}$ . At 0.1  $\mu\text{m}$  lithography, the device should obtain  $\sim 500$  GHz  $f_{max}$ . Deep submicron Schottky-collector resonant tunnel diodes (SRTDs) have estimated 2.2 THz cutoff frequencies. A 64-element monolithic SRTD array oscillated at 650 GHz.

In the 34-year history of the integrated circuit, the dimensions of semiconductor devices have been progressively reduced. In addition to increased packing density, this device scaling has resulted in greatly increased device bandwidths. Clock rates of CMOS VLSI microprocessors have increased 10:1 in the past decade, and should surpass 1 GHz as the gate lengths approach 0.1 microns. Scaling has also been exploited to great success with III-V high-electron-mobility field-effect transistors (HEMTs). HEMTs fabricated with 0.1  $\mu\text{m}$  gate lengths obtain maximum frequencies of oscillation ( $f_{max}$ ) above 500 GHz. Given the successful deep submicron scaling of MOSFETs and HEMTs, it is remarkable that both heterojunction bipolar transistors (HBTs) and resonant tunnel diodes (RTDs) are typically fabricated at junction dimensions of 1–2  $\mu\text{m}$ .

HEMTs and MOSFETs are lateral-transport devices, with the electron flux parallel to the plane of the wafer. Decreasing the lithographic dimensions – e.g. the gate length – directly decreases the electron transit times. To maintain low output conductance, as the lateral dimensions are reduced, so must the vertical dimensions be proportionally scaled. In contrast, HBTs and RTDs are vertical transport devices, with the carrier transit times controlled by epitaxial layer thicknesses. In vertical transport devices, there are parasitic  $RC$  time constants whose magnitudes are strongly controlled by the widths of the semiconductor junctions. With the correct device structure, reducing the lateral dimensions reduces the parasitic  $RC$  charging times, and the device bandwidth increases rapidly with scaling. To render the device scalable, significant changes are first made to the device structure.

In the case of normal double-mesa HBTs, the transfer length of the base Ohmic contact sets a minimum size for the collector-base junction, regardless of

lithographic limits. The parasitics ( $r_{bb}C_{cb}$ ) associated with the HBT base-collector junction are thereby not addressed by scaling. We have developed HBTs fabricated in a substrate transfer process. The process allows fabrication of narrow emitter and collector stripes on opposing sides of the base epitaxial layer.  $r_{bb}C_{cb}$  becomes proportional to the process minimum feature size, and  $f_{max}$  increases rapidly with scaling (fig. 1).

To build the device, normal fabrication processes form the emitter-base junctions and their associated contacts. The wafer is then coated with a polymer (BCB) dielectric, and thermal vias and a wafer ground plane formed by etching and electroplating. The wafer is die-attached to a transfer substrate, and the InP growth substrate removed by a selective etch. The device is completed by deposition of the Schottky collector contacts. Recent devices with 0.7  $\mu\text{m}$  emitters (fig. 2) have 277 GHz  $f_{max}$ . Deep submicron devices should obtain  $f_{max}$  exceeding 500 GHz. The process also has significant potential advantages in IC packaging, including high thermal conductivity and a microstrip wiring environment with a low-inductance interface between the IC and package ground systems. Target applications include 100 Gb/s fiber transmission, microwave analog-digital-converters, and mm-wave frequency synthesis.

Resonant-tunnel-diodes also benefit from deep submicron scaling. In addition to the effect of the tunneling time, RTD bandwidths are strongly controlled by  $RC$  charging times associated with the device parasitic series resistance. In the case of the normal (Ohmic-collector) RTD, the resistance of the top Ohmic contact increases progressively as the device junction area is reduced. The normal RTD is consequently not scalable. In the Schottky-collector RTD (SRTD), the parasitic top-Ohmic-contact resistance is eliminated. The remaining components of the de-

vice parasitic series resistance are minimized by scaling the device to deep submicron dimensions. The SRTD  $f_{max}$  increases rapidly (fig. 1). With these devices, we have recently constructed submillimeter-wave monolithic quasi-optical array oscillators (fig. 3). The arrays incorporate 0.1  $\mu\text{m}$  SRTDs, resistors,  $\text{Si}_3\text{N}_4$  MIM capacitors, airbridges, and Schottky-diode bias regulators, fabricated in an 8-mask process. A 64-element SRTD array oscillated at 650 GHz.

## Acknowledgements

The HBT work at UCSB was supported by the ONR under grant # N00014-95-1-0688, by the AFOSR under grant # F49620-96-1-0019, and by the DARPA Optoelectronics Technology Center. The RTD work at UCSB was supported by the ONR under grant ONR N00014-93-1-0378, and by the AFOSR under grant # F49620-92-J-0469. The JPL work was performed at the JPL Center for Space Microelectronics Technology, and was sponsored by NASA.

## References

- [1] E.R. Brown, J.R. Soderstorm, C.D. Parker, L.J. Mahoney, K.M. Molvar and T.C. McGill, "Oscillations up to 712 GHz in InAs/AlSb resonant-tunneling diodes," *Appl. Phys. Lett.*, vol. 58, no. 20, pp 2291-2293, May, 1991.
- [2] C. Kidner, I. Mehdi, J.R. East and G.I. Haddad, "Bias circuit instabilities and their effect on dc current-voltage characteristics of double-barrier resonant tunneling diodes," *Solid-State Electron.*, vol. 34, no. 2, pp 149-156, Feb., 1991.
- [3] M. Reddy, R.Y. Yu, H. Kroemer, M.J.W. Rodwell, S.C. Martin, R.E. Muller and R.P. Smith, "Bias stabilization for resonant tunnel diode oscillators," *IEEE Microwave and Guided Wave Lett.*, vol. 5, no. 7, pp. 219-221, July, 1995.
- [4] M.P. De Liso, J.F. Davis, S.J. Li, D.B. Rutledge and J.J. Rosenberg, "A 16-element tunnel diode grid oscillator," *IEEE AP-S International Symposium*, Newport Beach, CA, June, 1995.
- [5] Y. Konishi, S.T. Allen, M. Reddy, M.J.W. Rodwell, R.P. Smith & J. Liu, "AlAs/GaAs Schottky-Collector Resonant-Tunnel-Diodes" *Solid-State Electronics*, Vol. 36, No. 12, pp. 1673-1676, 1993
- [6] R.P. Smith, S.T. Allen, M. Reddy, S.C. Martin, J. Liu, R.E. Muller, and M.J.W. Rodwell, "0.1  $\mu\text{m}$  Schottky-Collector AlAs/GaAs Resonant Tunneling Diodes" *IEEE Electron Device Letters*, Vol. 15, No. 8, August 1994
- [7] M. Reddy, M.J. Mondry, M.J.W. Rodwell, S.C. Martin, R.E. Muller, R.P. Smith, D.H. Chow, and J.N. Schulman, "Fabrication and DC, Microwave Characteristics of Submicron Schottky-Collector AlAs/In0.53Ga0.47As/InP Resonant Tunneling Diodes", *Journal of Applied Physics*, Vol 77, No. 9, pp. 4819-4821, May 1, 1994
- [8] A.C. Molnar, M. Reddy, M.J. Mondry, M.J.W. Rodwell, and S. J. Allen, Jr., "Large Submm-wave Monolithic RTD Oscillator Arrays to 650 GHz", Postdeadline Paper, 1996 IEEE Electron Device Meeting, San Francisco, December.
- [9] W. E. Stanchina, J. F. Jensen, R. H. Walden, M. Hafizi, H. -C. Sun, T. Liu, G. Raghavan, K. E. Elliott, M. Kardos, A. E. Schmitz, Y. K. Brown, M. E. Montes and M. Young, "An InP-Based HBT Fab for High-Speed Digital, Analog, Mixed-Signal and Optoelectronic ICs", *GaAs IC Symp. Tech. Dig.*, 1995, pp. 31-34.
- [10] S. Yamahata, K. Kurishima, H. Ito and Y. Matsuoka, "Over-220-GHz- $f_r$ -and- $f_{max}$  InP/InGaAs Double-Heterojunction Bipolar Transistors with a New Hexagonal-Shaped Emitter", *GaAs IC Symp. Tech. Dig.*, 1995, pp. 163-166.
- [11] S. Yamahata, K. Kurishima, H. Nakajima, T. Kobayashi and Y. Matsuoka, "Ultra-High  $f_{max}$  and  $f_r$  InP/InGaAs Double-Heterojunction Bipolar Transistors with Step-Graded InGaAsP Collector", *GaAs IC Symp. Tech. Dig.*, 1994, pp. 345-348.
- [12] U. Bhattacharya, M. J. Mondry, G. Hurtz, I. -H. Tan, R. Pallela, M. Reddy, J. Guthrie, M. J. W. Rodwell and J. E. Bowers, "Transferred-Substrate Schottky-Collector Heterojunction Bipolar Transistors : First Results and Scaling Laws for High  $f_{max}$ ", *IEEE Electron Device Lett.*, vol. 16, pp. 357-359, 1995.
- [13] U. Bhattacharya, L. Samoska, R. Pallela, J. Guthrie, Q. Lee, B. Agarwal, D. Mensa and M. J. W. Rodwell, "170 GHz transferred-substrate heterojunction bipolar transistor", *Electron. Lett.*, vol. 32, pp. 1405-1406, 1996.




Figure 1: RTD and HBT scaling laws




Figure 2: Transferred-Substrate HBT; cross-section, SEM, and performance




Figure 3: 650 GHz SRTD oscillators; device, oscillator, and array