

Device Research Conference 2007

560 GHz f_t , f_{max} InGaAs/InP DHBT in a novel dry-etched emitter process

Erik Lind, Adam M. Crook, Zach Griffith, and Mark J.W. Rodwell
Department of Electrical and Computer Engineering
University of California, Santa Barbara, CA, 93106-9560, USA



Xiao-Ming Fang, Dmitri Loubychev, Ying Wu, Joel M. Fastenau, and Amy Liu
IQE Inc.
119 Bethlehem, PA 18015, USA

lind@ece.ucsb.edu, 805-893-3273, 805-893-3262 fax

Latest UCSB DHBT w/ refractory emitter metal

New refractory metal emitter technology

250 nm emitter width



Scalable below 128 nm width

First RF results

Simultaneously 560 GHz f_t & f_{max}

$BV_{ceo} = 3.3 \text{ V}$

Standard figures of merit / Effects of Scaling

Small signal current gain cut-off frequency (from H_{21})

$$\frac{1}{2\pi f_{\tau}} = \tau_b + \tau_c + \frac{nk_B T}{qI_c} (C_{je} + C_{cb}) + (R_{ex} + R_c)C_{cb}$$

Thinning epitaxial layers (*vertical scaling*) reduces base and collector transit times... But increases capacitances

Power gain cut-off frequency (from U)

$$f_{\max} \cong \sqrt{\frac{f_{\tau}}{8\pi R_{bb,eff} C_{cb,eff}}}$$

Reduce R_{bb} and C_{cb} , through *lateral scaling*

Charging time for digital logic

$$\tau \propto \frac{C_{cb}}{I_c} \Delta V$$

More efficient heat transfer

$$\Delta T \cong \frac{J_e W_e V_{ce}}{\pi K_{InP}} \ln\left(\frac{L_e}{W_e}\right) + \dots$$

What parameters are needed for THz HBTs?

emitter	500 16	250 9	125 nm width 4 $\Omega \cdot \mu\text{m}^2$ access ρ	✓ ✓
base	300 20	150 10	75 width, 5 $\Omega \cdot \mu\text{m}^2$ contact ρ	✓ ✓
collector	150 5 5	100 10 3.5	75 nm thick, 20 mA/ μm^2 current density 3 V, breakdown	✓ ✓ ✓
f_τ	400	500	700 GHz	
f_{max}	500	700	1000 GHz	
power amplifiers	250	350	500 GHz	
digital clock rate (static dividers)	160	230	330 GHz	


$\rho_c < 1 \Omega \mu\text{m}^2$ U. Singisetti
DRC 2007

Ohmic contacts and epitaxial scaling good for 64nm HBT node!


Develop technology suitable for aggressive lateral scaling

TiW emitter dry etch formation

- *Lift-off no good at <300 nm!*
- *Dry etching – very high aspect ratio*
- *Optical Lithography*



Mask Plate 





• Refractory $Ti_{0.1}W_{0.9}$ is thermally stable

• $\rho_c < 1\Omega/\square m^2$ possible – no degradation of contact resistance for anneals up to 400C




TiW dry etching results

- 250-300 nm emitters routinely formed
- Demonstrated scalability down to 150 nm
- ~ 50-100 nm tapering during etch sets scaling limit





- Emitter metal height ~ 500-600 nm

Wet etch does not scale




Hybrid dry/wet etch

- Anisotropic dry etch InGaAs, part of InP emitter, Cl_2N_2
- Formidable problem – InCl_x formation
- Extensive UCSB know how on dry etching
- Solution – low power ICP etch @ 200C, low Cl_2 concentration
- Short InP wet etch





Current UCSB TiW emitter process




Emitter prior to InP wet etch

- 5 nm Ti layer for improved adhesion
- 25 nm SiN_x sidewalls protects Ti/TiW during Cl₂ and BHF etch, improves adhesion
- Standard triple mesa
- BCB pasivation



Layer structure -- 70 nm collector DHBT






$$V_{be} = 1.0 \text{ V}, V_{cb} = 0.0 \text{ V}$$

Objective:

- Thin collector and base for decreased electron transit time
- Collector doping designed for high Kirk threshold, designed for 128 nm node
- Setback and grade thinned for improved breakdown

Thickness (nm)	Material	Doping cm^{-3}	Description
30	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$5 \cdot 10^{19} : \text{Si}$	Emitter cap
10	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$4 \cdot 10^{19} : \text{Si}$	Emitter
60	InP	$3 \cdot 10^{19} : \text{Si}$	Emitter
10	InP	$1.2 \cdot 10^{19} : \text{Si}$	Emitter
20	InP	$1.0 \cdot 10^{18} : \text{Si}$	Emitter
22	InGaAs	$5-9 \cdot 10^{19} : \text{C}$	Base
5.0	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$2 \cdot 10^{17} : \text{Si}$	Setback
11	InGaAs / InAlAs	$2 \cdot 10^{17} : \text{Si}$	B-C Grade
3	InP	$6.2 \cdot 10^{18} : \text{Si}$	Pulse doping
51	InP	$2 \cdot 10^{17} : \text{Si}$	Collector
5	InP	$1 \cdot 10^{19} : \text{Si}$	Sub Collector
5	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
300	InP	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
Substrate	SI : InP		

RF & DC data –70 nm collector, 22 nm base InP Type-I DHBT



Emitter width ~ 250 nm

First reported device with $f_t, f_{max} > 500 \text{ GHz}$



$BV_{CEO} \sim 3.3 \text{ V}, BV_{CBO} = 3.9 \text{ V}$ ($J_{e,c} = 15 \text{ kA}/\text{cm}^2$)

Emitter contact (from RF extraction), $R_{cont} < 5 \Omega \cdot \mu\text{m}^2$

Base: $R_{sheet} = 780 \Omega/\text{sq}, R_{cont} \sim 15 \Omega \cdot \mu\text{m}^2$

Collector: $R_{sheet} = 11.1 \Omega/\text{sq}, R_{cont} \sim 10.1 \Omega \cdot \mu\text{m}^2$

RF data –70 nm collector, 22 nm base InP Type-I DHBT





- No detectable increase in C_{cb} for high J_e
- Indicates that Kirk threshold is not reached
- Device performance limited by self heating?
- Further scaling needed for better thermal performance!

$$-\frac{\partial C_{cb}}{\partial I_c} = \frac{\partial}{\partial I_c} \left(\frac{\partial Q_{b+c}}{\partial V_{cb}} \right) = \frac{\partial}{\partial V_{cb}} \left(\frac{\partial Q_{b+c}}{\partial I_c} \right) = \frac{\partial \tau_f}{\partial V_{cb}}$$

*Kirk effect increases C_{cb}
...EVEN in DHBTs*

Breakdown performance of InP HBTs




Type I DHBT and Type II DHBT – similar BV_{ceo}

Type II DHBTs has low f_{max} due to base resistance

SHBT have substantially lower breakdown

Current status of fast transistors



popular metrics :

f_t or f_{max} alone

$(f_t + f_{max}) / 2$

$\sqrt{f_t f_{max}}$

$(1/f_t + 1/f_{max})^{-1}$

much better metrics :

power amplifiers :

PAE, associated gain,
mW/ μ m

low noise amplifiers :

F_{min} , associated gain,

digital :

f_{clock} , hence

$(C_{cb} \Delta V / I_c)$,



$(R_{ex} I_c / \Delta V)$,

$(R_{bb} I_c / \Delta V)$,

$(\tau_b + \tau_c)$

Emitter Process will scale to 128 nm & below

- Emitter-base junction has been scaled down to 64 nm
- Pure W emitter- no tapering



Emitter metal peeled off during cross section cleave..

Conclusion

- HBTs @ 128 nm node → 700 GHz f_t , xx GHz f_{max} feasible
challenges: contact resistivity, robust deep submicron processes
- Dry etch based DHBT emitter process → sub 100 nm junctions feasible
- First RF results: 250nm junctions: simultaneous $f_t, f_{max} \sim 560$ GHz
- 125 nm devices should come soon !

- ... THz before next DRC?

This work was supported by DARPA SWIFT program and a Swedish Research Council grant.