

Indium Phosphide and Related Materials Conference 2007

Sub-300nm InGaAs/InP Type-I DHBTs with a 150nm collector,
30nm base demonstrating 755GHz f_{\max} and 416GHz f_{τ}

Zach Griffith, Erik Lind, and Mark J.W. Rodwell
Department of Electrical and Computer Engineering
University of California, Santa Barbara, CA, 93106-9560, USA

Xiao-Ming Fang, Dmitri Loubychev, Ying Wu, Joel M. Fastenau, and Amy Liu
IQE Inc.
119 Bethlehem, PA 18015, USA

griffith@ece.ucsb.edu, 805-453-8011, 805-893-3262 fax

Standard figures of merit / Effects of Scaling

Small signal current gain cut-off frequency (from H_{21})

$$\frac{1}{2\pi f_{\tau}} = \tau_b + \tau_c + \frac{nk_B T}{qI_c} (C_{je} + C_{cb}) + (R_{ex} + R_c)C_{cb}$$

Thinning epitaxial layers (*vertical scaling*) reduces base and collector transit times... But increases capacitances


Power gain cut-off frequency (from U)

$$f_{\max} \cong \sqrt{\frac{f_{\tau}}{8\pi R_{bb,eff} C_{cb,eff}}}$$

Reduce R_{bb} and C_{cb} , through *lateral scaling*

Charging time for digital logic


$$\tau \propto \frac{C_{cb}}{I_c} \Delta V$$



2006: 250 nm Scaling Generation, 1.414:1 faster


emitter	500 16	250 nm width 9 $\Omega \cdot \mu\text{m}^2$ access ρ	✓ ✓
base	300 20	150 width, 10 $\Omega \cdot \mu\text{m}^2$ contact ρ	✓ ✓
collector	150 5 5	100 nm thick, 10 mA/ μm^2 current density 3.5 V, breakdown	✓ ✓ ✓
f_{τ}	400	500 GHz (416 GHz)	✓
f_{max}	500	700 GHz (755 GHz)	✓
power amplifiers	250	350 GHz	
digital clock rate (static dividers)	160	230 GHz	

Designs and / or fabrication in progress






Temperature Rise: Transistor, Substrate, Package




cylindrical heatflow near junction	spherical flow for $r > L_e$	planar flow for $r > D_{HBT} / 2$
$\Delta T_{\text{substrate}} \cong \frac{P}{\pi K_{\text{InP}} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{\text{InP}}} \left(\frac{1}{L_E} - \frac{1}{D}\right) + \frac{P}{K_{\text{InP}}} \cdot \left(\frac{T_{\text{sub}} - D/2}{D^2}\right)$		
increases logarithmically	insignificant variation	increases quadratically if T_{sub} is constant



$$\Delta T_{\text{package}} \cong \left(\frac{1}{\pi} + \frac{1}{2}\right) \frac{P_{\text{chip}}}{K_{\text{Cu}} W_{\text{chip}}}$$



250 nm scaling generation DHBTs




- All features realized by I-line lithography
- Emitter contact resistance $\rho_{c,ex}$ is $\sim 5 \Omega \cdot \mu\text{m}^2$
- Base ρ_c is $< 2 \Omega \cdot \mu\text{m}^2$ as deposited...
 - Increases to $\sim 6-7 \Omega \cdot \mu\text{m}^2$ after 60 min, 250 $^\circ\text{C}$ BCB
- Recall, 1/8 μm scaling generation needs $\leq 5 \Omega \cdot \mu\text{m}^2$ emitter ρ_c

Test-fixture surrounding the DUT


Details behind 2-port device measurement:

1. Shielded probes
 - Cascade Infinity in this case
2. Microwave absorber under DUT
 - The substrate is $\sim 635\mu\text{m}$ thick
 - First parasitic mode excited $\sim 26\text{ GHz}$
3. Signal feed line is $75\mu\text{m}$ per side
4. Probe-pad is circular, Radius = $15\mu\text{m}$
5. Structure resides on $\sim 1.8\mu\text{m}$ BCB ($\epsilon_r = 2.7$), on thick InP substrate ($\epsilon_r \sim 13$)

OK for manual probing, not automated



Layer structure -- 60 nm collector DHBT






$$V_{be} = 0.95 \text{ V}, V_{cb} = 0.0 \text{ V}$$

Objective:

- Thin collector and base for decreased electron transit time
- High f_{τ} device with moderate f_{max}
- Investigate J_{max} before current blocking in the base-collector grade
- What is the HBT breakdown at this collector scaling node?

Thickness (nm)	Material	Doping cm^{-3}	Description
10	$\text{In}_{0.85}\text{Ga}_{0.15}\text{As}$	$5 \cdot 10^{19} : \text{Si}$	Emitter cap
15	$\text{In}_x\text{Ga}_{1-x}\text{As}$	$> 4 \cdot 10^{19} : \text{Si}$	Emitter cap grading
10	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$4 \cdot 10^{19} : \text{Si}$	Emitter
85	InP	$3 \cdot 10^{19} : \text{Si}$	Emitter
10	InP	$1.2 \cdot 10^{18} : \text{Si}$	Emitter
30	InP	$1.0 \cdot 10^{18} : \text{Si}$	Emitter
14	InGaAs	$10\text{-}7 \cdot 10^{19} : \text{C}$	Base
7.5	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$7.5 \cdot 10^{16} : \text{Si}$	Setback
18	InGaAs / InAlAs	$7.5 \cdot 10^{16} : \text{Si}$	B-C Grade
3	InP	$3.75 \cdot 10^{18} : \text{Si}$	Pulse doping
31.5	InP	$7.5 \cdot 10^{16} : \text{Si}$	Collector
7.5	InP	$1 \cdot 10^{19} : \text{Si}$	Sub Collector
7.5	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
300	InP	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
Substrate	SI : InP		

DC data – 60 nm collector, 14 nm base InP Type-I DHBT



$BV_{CEO} = 3.01 \text{ V}, BV_{CBO} = 3.76 \text{ V}$ ($J_{e,c} = 10 \text{ kA}/\text{cm}^2$)

Emitter contact (from RF extraction), $R_{cont} \sim 6.2 \Omega \cdot \mu\text{m}^2$


Base: $R_{sheet} = 1470 \Omega/\text{sq}, R_{cont} \sim 70 \Omega \cdot \mu\text{m}^2$

Collector: $R_{sheet} = 12.1 \Omega/\text{sq}, R_{cont} \sim 4.7 \Omega \cdot \mu\text{m}^2$

NOTE:

660GHz f_t validated by 1/slope of $1/\text{Imag}(H_{21})$ vs freq

Fast transistors – late 2006



- Teledyne
- ▽ UIUC DHBT
- △ NTT
- Fujitsu HEMT
- SFU
- ▲ UIUC SHBT
- UCSB
- △ NGST
- ▽ Pohang SHBT
- △ HRL
- ▲ IBM SiGe
- ▼ Vitesse

popular metrics :

- f_t or f_{max} alone
- $(f_t + f_{max}) / 2$
- $\sqrt{f_t f_{max}}$
- $(1/f_t + 1/f_{max})^{-1}$

much better metrics :

power amplifiers :

- PAE, associated gain,
- mW/ μm

low noise amplifiers :

- F_{min} , associated gain,




digital :

- f_{clock} , hence
- $(C_{cb} \Delta V / I_c)$,
- $(R_{ex} I_c / \Delta V)$,
- $(R_{bb} I_c / \Delta V)$,
- $(\tau_b + \tau_c)$




Band diagram – UCSB 150 nm collector DHBT revised

Thickness (nm)	Material	Doping cm^{-3}	Description
30	InGaAs	$7\text{-}4 \cdot 10^{19} : \text{C}$	Base
15	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$3.5 \cdot 10^{16} : \text{Si}$	Setback
24	InGaAs / InAlAs	$3.5 \cdot 10^{16} : \text{Si}$	B-C Grade
3	InP	$3.5 \cdot 10^{18} : \text{Si}$	Pulse doping
108	InP	$3.5 \cdot 10^{16} : \text{Si}$	Collector
5	InP	$1 \cdot 10^{19} : \text{Si}$	Sub Collector
6.5	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
300	InP	$2 \cdot 10^{19} : \text{Si}$	Sub Collector
Substrate	SI : InP		

$V_{be} = 0.95\text{V}, V_{cb} = 0.6\text{V}, J_e = 0, 10 \text{ mA}/\mu\text{m}^2$



DC data – 150nm collector, 30nm base InP Type-I DHBT







$BV_{CEO} = 5.64$ V, $BV_{CBO} = 6.65$ V ($J_{e,c} = 10$ kA/cm 2)

Emitter contact (from RF extraction), $R_{cont} \sim 5.1 \Omega \cdot \mu\text{m}^2$

Base: $R_{sheet} = 603 \Omega/\text{sq}$, $R_{cont} \sim 6.29 \Omega \cdot \mu\text{m}^2$


Collector: $R_{sheet} = 12.2 \Omega/\text{sq}$, $R_{cont} \sim 6.37 \Omega \cdot \mu\text{m}^2$

Measured microwave data – 755 GHz f_{max}




Frequency span: 100 MHz to 67 GHz

Surprise finding...higher f_{\max} HBT bias found




- Record f_{\max} for a transistor
- Record bandwidth for any device...at room temperature
 - Previous high is $f_{\tau} = 755\text{GHz}$ from UIUC InP SHBTs $\rightarrow f_{\tau} = 845\text{GHz}$ when cooled to -55°C
- Record high $f_{\tau} \times BV_{ce0} = 2391 \text{ GHz}\cdot\text{V}$ -- exceeding previous Type-II InP DHBT
- Similar values have been demonstrated by UCSB InP Type-I DHBT at 120nm collector node


Reasonableness of f_{max} determination at 780GHz



Extraction looks accurate—confident reporting





Extraction looks accurate—no error margin



Too aggressive for UCSB to report

Common emitter and base breakdown of UCSB InP Type-I DHBTs


Collector thicknesses, T_c



Published data shows similar BV_{ce0} , BV_{cbo} for type-I and type-II DHBTs...
and is much higher than InP SHBTs at any scaling generation at same J_e , J_c


2007: 125 nm Scaling Generation → almost-THz HBT

emitter	500 16	250 9	125 nm width 4 $\Omega \cdot \mu\text{m}^2$ access ρ	✓ ✓
base	300 20	150 10	75 width, 5 $\Omega \cdot \mu\text{m}^2$ contact ρ	✓ ✓
collector	150 5 5	100 10 3.5	75 nm thick, 20 mA/ μm^2 current density 3 V, breakdown	✓ ✓ ✓
f_τ	400	500	700 GHz	
f_{max}	500	700	1000 GHz	
power amplifiers	250	350	500 GHz	
digital clock rate (static dividers)	160	230	330 GHz	



Emitter formation design: Erik Lind, Post-Doc, UCSB

InP HBTs today



popular metrics :

- f_t or f_{max} alone
- $(f_t + f_{max}) / 2$
- $\sqrt{f_t f_{max}}$
- $(1/f_t + 1/f_{max})^{-1}$

much better metrics :

power amplifiers :

- PAE, associated gain,
- mW/ μm

low noise amplifiers :

- F_{min} , associated gain,

digital :

- f_{clock} , hence
- $(C_{cb} \Delta V / I_c)$,
- $(R_{ex} I_c / \Delta V)$,
- $(R_{bb} I_c / \Delta V)$,
- $(\tau_b + \tau_c)$

Conclusion

- 250nm InP DHBTs have demonstrate record bandwidth of 780GHz
- Type-I InP DHBTs are scalable down to 60nm collectors w/ 2× higher breakdown voltages – *with usable high-voltage, high current operation*
- Record $f_{\tau} \times BV_{ceo} = 2390\text{GHz}\cdot\text{V}$ demonstrated for same collector thickness as Type-II GaAsSb InP DHBTs
- With little time to spare, UCSB aggressively pursuing 125nm devices and is close...
 - All potential device physic limitations satisfied...just need to make it

This work was supported DARPA under the TFAST program N66001-02-C-8080, DARPA SWIFT program, and by the ONR N0001-40-4-10071