# DEVELOPMENT OF THZ TRANSISTORS AND (300-3000 GHZ) SUB-MM-WAVE INTEGRATED CIRCUITS

Mark Rodwell, E. Lobisser, M. Wistey, V. Jain, A. Baraskar, E. Lind\*, J. Koo, B. Thibeault, A.C. Gossard Dept. ECE, University of California, Santa Barbara, CA, USA

# Z. Griffith, J. Hacker, M. Urteaga, D. Mensa, Richard Pierson, B. Brar

Teledyne Scientific and Imaging Thousand Oaks, CA, USA

#### **ABSTRACT**

We examine the feasibility of developing bipolar transistors with power-gain cutoff frequencies of 1-3 THz. High bandwidths are obtained by scaling; the critical limits to such scaling are the requirements that the current density increase in proportion to the square of bandwidth and that the metal-semiconductor contact resistivities vary as the inverse square of device bandwidth. Transistors with 755 GHz  $f_{\rm max}$  and 324 GHz amplifiers have been demonstrated. Transistors with target  $f_{\rm max}$  over 1 THz are in development.

#### I. INTRODUCTION

Continued scaling of CMOS processes, driven the desire to increase digital integrated circuit complexity and clock frequency, has rapidly increased the transistor small-signal cutoff frequencies. MOSFETs with 45 nm gate lengths have shown 450 GHz power-gain cutoff frequencies [1] (  $f_{\rm max}$ ) and devices with 29 nm gate length (65 nm lithographic halfpitch) [2] have shown 360 GHz current-gain cutoff frequency (  $f_{\rm r}$ ) and 420 GHz  $f_{\rm max}$ . These technologies will enable a new generation of inexpensive yet high-frequency communications ICs, including CMOS optical fiber transceiver chip-sets at 40 Gb/s and above [3] and mm-wave radio links at 60 GHz [4] and above 100 GHz [5]. Further scaling will bring further increases in device and circuit bandwidths, but it is not yet clear whether scaling can continue much beyond the 22 nm (half-pitch) generation [6].

Despite the rapid progress with Si CMOS, InP-based heterojunction bipolar transistors (HBTs) [7] and highelectron-mobility field effect transistors (HEMTs) [8,9] continue to show superior device bandwidth. At a given process minimum feature size, both InP-based HBTs and HEMTs attain a higher bandwidth than is obtained in CMOS. Compared to CMOS, much higher breakdown voltage is obtained for InP DHBTs of comparable bandwidths. Detailed HBT scaling analysis [7], to be summarized below, strongly suggests that HBTs of at least 1 THz  $f_r$ , 2 THz  $f_{\rm max}$ , ~7 dB noise figure at 1 THz, and ~2.5 V breakdown are feasible. While to date there have been published no scaling analyses of similar detail for InGaAs/InP HEMTs, a first-order hand analysis suggests that  $\sim 1.5$  THz  $f_{\rm r}$  and  $f_{\rm max}$  should be attainable under the limiting assumptions of ballistic transport [10], 22 nm gate length [11] (about the minimum feasible given limits to both quantum well thickness and to device aspect ratio), extremely low source access resistance, and a high-*K* gate insulator.

These scaling analyses, together with recent III-V device and at 300-340 GHz [7, 8, 9, 12] strongly suggest the feasibility of sub-mm-wave integrated circuits operating in the 300-1000 GHz frequency range. Potential applications include sub-mm-wave spectroscopy [13] and sub-mm-wave radar [14] for imaging and for vehicle collision avoidance.

Because transistors are general-purpose electronic control elements, a sub-mm-wave IC serving such an application could perform all necessary high-frequency signal-processing operations, including LO generation by frequency synthesis, modulation, frequency conversion between RF and baseband, RF and IF filtering, transmitter power amplification, and receiver low-noise amplification. THz transistors will thus enable compact and functionally complex sub-mm-wave systems.




Figure 1: HBT cross-section and critical dimensions. The emitter stripe extends a distance  $L_e$  perpendicular to the figure.  $W_e$  is the emitter junction width,  $W_{eb}$  the base-emitter sidewall spacer thickness,  $W_{b,cont}$  the width of the base Ohmic contact, and  $W_{under}$  the undercut of the collector junction under the base contacts. The base thickness is  $T_{cb}$  while the collector depletion layer thickness is  $T_c$ 

While there are important applications for THz transistors in sub-mm-wave ICs, broad application of sub-mm-wave and THz radio links is constrained by very high atmospheric attenuation during heavy rain, dense fog, or very humid air [15, 16]. It is likely that the main application in THz-bandwidth transistors will be in ICs operating at microwave or lower mm-wave frequencies.

The application of THz-bandwidth transistors is not limited exclusively to the processing of near-THz signals. In the greatest number of modern transistor circuits (and with the limited exception of MMICs), the ratio of transistor bandwidth to signal frequency is typically of order 100:1 to

<sup>\*</sup> On leave at UCSB from Lund University during 2006-2007

1000:1. This large excess transistor bandwidth provides high circuit precision at the intended frequency of operation. ADCs and DACs demand transistor cutoff frequencies vastly exceeding the sample rate. Transistors with ~2 THz cutoff frequencies would also permit construction of negative feedback amplifiers with ~200 GHz feedback loop bandwidths and hence 20 dB feedback loop gain at 20 GHz. Such strong feedback, would greatly reduce amplifier intermodulation distortion. Given high excess transistor bandwidth, circuit distortion can also be reduced using translinear [17] and similar topologies.




Figure 2: Simplified HBT small-signal equivalent circuit.

#### II. HBT PARAMETERS AND FIGURES-OF-MERIT

The small-signal parameters and cutoff frequencies of bipolar transistors are readily calculated from hand analysis. From this, scaling laws and scaling limits can be quickly identified. By here reviewing the development of HBT scaling laws, we seek to make evident the key challenges faced in developing THz transistors.

The device cross-section is shown in Figure 1. For simplicity, we will ignore the small effects of the emitter sidewall thickness  $W_{eb}$  and collector undercut  $W_{under}$ , and we will constrain  $W_{E}$  and  $W_{e}$  to scale proportionally. The small-signal equivalent circuit is shown in Figure 2. Here,  $g_{m} = qI/kT$ ,  $I_{c}$  is the collector current,  $R_{ex}$  and  $R_{bb}$  the emitter and base parasitic resistances,  $C_{je}$  the emitter depletion capacitance,  $C_{cbx}$  and  $C_{cbi}$  the components of the collector-base capacitance  $C_{cb}$  external to and internal to  $R_{bb}$ , and  $\tau_{e}$  the sum of base  $\tau_{b}$  and collector  $\tau_{c}$  transit times.

The collector transit "time is  $\tau_c \sim T_c^{\rm c}/2v_{\rm eff}$  and the base transit time  $\tau_b \sim T_b^2/2D_n + T_b/v_{\rm eff}$ . For InGaAs/InP DHBTs, typically the (InP) collector high-field velocity is  $v_{\rm eff} \sim 3.5 \cdot 10^7$  cm/s while the (InGaAs) base minority carrier diffusivity is  $D_c \sim 40$  cm²/s.

The emitter resistance is  $R_{ex} = \rho_{ex}/A_E = \rho_{ex}/L_EW_E$ , where the normalized emitter access resistivity  $\rho_{ex}$ . The base resistance is the sum of vertical access resistance through the base contacts, lateral semiconductor spreading resistance under the base contact, and spreading resistance under the emitter:

$$R_{bb} = R_{b,contact} + R_{spread,contact} + R_{spread}$$

$$\cong \frac{\rho_{b,v}}{2L_e W_{b cont}} + \frac{\rho_s W_{b,cont}}{6L_e} + \frac{\rho_s W_E}{12L_e}, \tag{1}$$

where  $\rho_s$  is the base sheet resistance, and  $\rho_{b,v}$  the base specific (vertical) contact resistivity. Similarly the collector-base capacitance is the sum of junction capacitances under the emitter and under the two base contacts:

$$C_{cb} = C_{cb,e} + C_{cb,excess} = \frac{\varepsilon L_e W_e}{T} + \frac{2\varepsilon L_e W_{eb}}{T}.$$
 (2)

Equations (1,2) compute from the device structure three components to  $R_{bb}$  and two components to  $C_{cb}$ , while the standard simplified bipolar model (Figure 2) more approximately models the same structure with three elements,  $R_{bb}$ ,  $C_{cbx}$ , and  $C_{cbi}$ , computed as follows [18]:

$$\tau_{cb} = (R_{b,contact} + R_{spread,contact} / 2)C_{cb,excess} + (R_{b,contact} + R_{spread,contact} + R_{spread})C_{cb,e}$$

$$C_{cbi} = \tau_{cb} / R_{bb}$$

$$C_{cbx} = C_{cb} - C_{cbi}$$
(3)

Heat and current density are paramount considerations. Ignoring lateral collector current spreading, Kirk effect limits the maximum collector current to:

$$I_{c,\text{max}} \approx 2\varepsilon v_{\text{eff}} L_E W_E (V_{ce} + V_{ce,\text{depletion}}) / T_c^2, \tag{4}$$

where  $V_{ce}$  is the operating bias and  $V_{ce,depletion}$  the bias voltage required to fully deplete the collector region. Finally, approximating heat flow as half-cylindrical at radii  $r < L_E / 2$  and as hemispherical at greater distances [19], the junction temperature rise of an isolated HBT on a thick substrate is

$$\Delta T \approx \frac{P}{\pi K_{InP} L_E} \ln \left( \frac{L_E}{W_E} \right) + \frac{P}{\pi K_{InP} L_E} \,. \tag{5}$$

 $K_{l_{nP}}$  is the substrate thermal conductivity and P the dissipated power.




Figure 3: ECL latch. A master-slave latch is formed from two cascaded latches with opposite clock phases. C=clock, D=data, Q=latch output.

Transistor figures-of-merit can now be calculated. The transistor current-gain cutoff frequency  $f_r$  is

$$1/2\pi f_{\tau} \cong (kT/qI_{c})(C_{je} + C_{cbx} + C_{cbi}) + \tau_{f} + (R_{ex} + R_{c})(C_{cbx} + C_{cbi}),$$
(6)

while the power-gain cutoff frequency  $f_{max}$  is

$$f_{\text{max}} \cong \sqrt{f_{\tau}/8\pi\tau_{cb}} \quad . \tag{7}$$

 $f_{\max}$  defines the highest frequency at which power gain can be obtained in a reactively-tuned amplifier; amplifiers with useful gain useful can be constructed at signal frequencies  $f_{\text{signal}}$  of approximately  $f_{\max}/2$  or below. Finally, we require a transistor figure-of-merit for digital and mixed-signal speed. For this we use the maximum toggle frequency

 $f_{\rm clk,max}=1/2T_{\rm gate}$  of an emitter-coupled logic (ECL) master-slave (M-S) latch (Figure 3) configured as a 2:1 static frequency divider:

$$T_{gate} \approx (\Delta V_{L}/I_{c})(C_{je} + 6C_{cbx} + 6C_{cbi}) + \tau_{f}$$

$$+ (kT/qI_{c})(0.5C_{je} + C_{cbx} + C_{cbi} + 0.5\tau_{f}I_{c}/\Delta V_{L})$$

$$+ R_{ex}(-0.3C_{je} + 0.5C_{cbx} + 0.5C_{cbi} + 0.5\tau_{f}I_{c}/\Delta V_{L})$$

$$+ R_{bb}(0.5C_{je} + C_{cbi} + 0.5\tau_{f}I_{c}/\Delta V_{L}),$$
(8)

where  $\Delta V_L = I_c R_L$  is the logic voltage swing,  $R_L$  the load resistance, and  $I_c$  the collector current.

#### III. HBT SCALING LAWS AND SCALING ROADMAP

Consider now how to increase by 2:1 the bandwidth of an arbitrary circuit using the transistor, requiring a 2:1 reduction of all capacitances and transit delays while maintaining constant all parasitic resistances, all bias and signal voltages, the transconductance  $g_m$ , and the operating current  $I_C$ .

We must first reduce transit times, hence we must reduce the collector thickness  $T_c$  by 2:1 and the base thickness  $T_b$  by slightly more than  $2^{1/2}$ :1. Reducing  $T_c$  by 2:1 would *increase*  $C_{cb}$  if junction areas were held constant; instead, we must reduce all junction areas by 4:1 to reduce  $C_{cb}$  in the desired 2:1 proportion. Because the emitter parasitic resistance  $R_{cx}$  must remain constant in the presence of 4:1 reduced emitter junction area, the emitter contact resistivity  $\rho_{ex}$  must be reduced 4:1. Because a fixed collector current  $I_c$  must be carried in 1/4 the emitter junction area, the current density  $J_E$  has increased 4:1. Given the 2:1 reduction in  $T_c$ , the Kirk effect (eq. (4)) permits this increased  $J_E$ , but device failure from emitter contact electromigration becomes a concern.

The required 4:1 reduction in junction areas can be obtained by either reducing junction widths or reducing junction lengths. Critically, it is device thermal resistance which (eq. (5)) determines this choice: reducing  $L_E$  with scaling will result in very rapid increases in self-heating. Instead, the desired 4:1 reduction in junction areas is obtained by maintaining a constant  $L_E$  but reducing all junction widths  $(W_E, W_{eb}, W_c)$  by 4:1. This results in a moderate logarithmic increase with scaling in the temperature of an isolated HBT. Minimum feature size then decreases in proportion to the inverse square of IC bandwidth.

Scaling of the base parameters is a final consideration. Because junction widths are varying as the inverse square of bandwidth, the two spreading components ( $R_{spread,contact}$ ,  $R_{spread}$ ) of  $R_{bb}$  become negligible in highly scaled (THz) devices. To maintain constant  $R_{b,contact}$  in the presence of a 4:1 reduction in junction area, we must reduce 4:1 the base contact resistivity

 $\rho_{b,v}$ . Each 2:1 increase in device bandwidth requires a ~2:1 thinning of epitaxial layers, a 4:1 reduction in lithographic feature size, a 4:1 increase in current density, and a 4:1 reduction in metal-semiconductor contact resistivities. From these (Table 1) we show a scaling roadmap extending from the 256 nm through 32 nm generations. Amplifier noise figures and associated gain were determined from circuit simulations by adding standard noise generators to the device model (Figure 1). At the 64 nm generation, 1.0 THz amplifiers and 500 GHz digital logic becomes feasible.

Table 1 Bipolar transistor scaling laws and InP HBT scaling roadmap. The temperature rise  $\Delta T$  is calculated at  $V_{CE} = 1.5$  Volts and  $I_{CE} = 2$   $\mu m$ 

Volts and $L_E = 2 \mu m$					
Parameter	scaling	Gen. 3	Gen. 4	Gen 5	Gen 5
	law	(256 nm)	(128 nm)	(64 nm)	(32 nm)
MS-DFF speed	$\gamma^1$	240 GHz	330 GHz	480 GHz	660 GHz
Amplifier center	$\gamma^1$	430 GHz	660 GHz	1.0 THz	1.4 THz
frequency					
Emitter Width	$1/v^2$	256 nm	128 nm	64 nm	32 nm
Resistivity	$1/\gamma^2$ $1/\gamma^2$	$8 \Omega$ - $\mu$ m <sup>2</sup>	$4 \Omega - \mu m^2$	$2 \Omega$ - $\mu$ m <sup>2</sup>	$1 \Omega$ - $\mu$ m <sup>2</sup>
Base Thickness	$1/\gamma^{1/2}$	250 Å	212 Å	180 Å	180 Å
Contact width	$1/\gamma$ $1/\gamma^2$	175 nm	120 nm	60 nm	30 nm
Doping	γ <sup>0</sup>	7 10 <sup>19</sup>	7 1019	7 1019	7 1019
Doping	Y	/cm <sup>2</sup>	/cm <sup>2</sup>	/cm <sup>2</sup>	/cm <sup>2</sup>
Sheet resistance	v <sup>1/2</sup>	600 Ω	708 Ω	830 Ω	990 Ω
Contact p	$\gamma^{1/2}$ $1/\gamma^2$	10 Ω-	$5 \Omega$ -μm <sup>2</sup>	2.5 Ω-	1.25 Ω-
Contact p	1/1	μm <sup>2</sup>	3 32-μπ	$\mu m^2$	μm <sup>2</sup>
G II	2				i -
Collector Width	$1/\gamma^2$	600 nm	360 nm	180 nm	90 nm
Thickness	$1/\gamma$ $\gamma^2$	106 nm	75 nm	53 nm	37.5 nm
Current Density	$\gamma^2$	9	18	36	72
		mA/μm <sup>2</sup>	$mA/\mu m^2$	$mA/\mu m^2$	mA/μm <sup>2</sup>
A <sub>collector</sub> /A <sub>emitter</sub>	$\gamma^0$	2.4	2.9	2.8	2.8
$f_{\tau}$	$\gamma^1$	520 GHz	730 GHz	1.0 THz	1.4 THz
$f_{ m max}$	$\gamma^1$	850 GHz	1.30 THz	2.0 THz	2.8 THz
$V_{_{BR,CEO}}$		4.0 V	3.3 V	2.75 V	?
$\Delta T$		50 K	61 K	72K	83 K
$I_E/L_E$	$\gamma^0$	2.3	2.3	2.3	2.3
I <sub>E</sub> / L <sub>E</sub>	1	mA/μm	mA/μm	mA/μm	mA/μm
$\tau_f$	1/γ	240 fs	180 fs	130 fs	95 fs
$C_{cb}/I_{c}$	1/γ	280 fs/V	240 fs/V	170 fs/V	120 fs/V
$C_{cb}/I_c$ $C_{cb}\Delta V_{\text{logic}}/I_c$	1/γ	85 fs	74 fs	52 fs	36 fs
	γ	0.47	0.34	0.26	0.23
$R_{bb}$ /( $\Delta V_{ m logic}$ / $I_c$ )	γ	0.47	0.34	0.20	0.23
$C_{je}(\Delta V_{\mathrm{logic}}/I_{C})$	$1/\gamma^{3/2}$	180 fs	94 fs	50 fs	33 fs
$R_{ex}/(\Delta V_{\text{logic}}/I_c)$	$\gamma^0$	0.24	0.24	0.24	0.24
670 GHz gain			4.3 dB	8.7 dB	12.8 dB
670 GHz Fmin			7.4 dB	5 dB	3.8 dB
1030 GHz gain	_	-	7.4 UD	4.9 dB	7.9 dB
1030 GHz Fmin				7.3 dB	5.0 dB

## IV. SCALING: CHALLENGES AND LIMITS

Contact resistivities, thermal resistivity, and reliability under high current density operation are the *critical* barriers to scaling. Contact resistivities must vary as the *inverse square* of circuit bandwidth; 2.5  $\Omega - \mu m^2$  base  $\rho_{v,b}$  contact resistivity and 2  $\Omega - \mu m^2$  emitter  $\rho_{ex}$  access resistivity are required for the 64 nm (1 THz amplifiers) scaling generation, while  $\sim 1 \Omega - \mu m^2$  are required for the subsequent generation. Resistivity of contacts deposited after atmospheric exposure is strongly influenced by surface oxides and cleaning procedures. For the emitter, with appropriate surface cleaning and passivation,  $\sim 1 \Omega - \mu m^2$  resistivity is obtained [20], while solid-phase-reaction base contacts, which penetrate the oxides, provide 2-5  $\Omega - \mu m^2$  [21]. By depositing appropriate metals immediately after semiconductor growth and before removing the wafer from vacuum [22], contact resistivities

well below  $1 \Omega - \mu m^2$  have been obtained for the emitter. We are developing similar methods for forming the base contact.

## V. DEVICE RESULTS

The 512 nm generation is now established in industrial pilot production, and the 256 nm generation has recently been transferred to industry. Figure 4 and Figure 5 show DC and RF characteristics of devices of this generation. 755 GHz  $f_{\rm max}$  and 560 GHz simultaneous  $f_{\rm r}$  and  $f_{\rm max}$  have been obtained.

We are exploring a range of high-frequency integrated circuits using these scaled HBTs. Efforts include development of amplifiers for the 340 GHz band, and digital ICs with target 220 GHz clock rate, both using 256 nm generation HBTs. As a demonstration of the utility of wideband transistors even in lower-frequency (microwave) circuits, we have demonstrated operational amplifiers with 20-40 GHz loop bandwidths using 512 nm (350 GHz) DHBTs [23]. With such high loop bandwidths, the feedback loop transmission is high at low microwave frequencies, and the strong negative feedback results in very low intermodulation distortion.

The 128 nm and 64 nm generation HBTs are in development (Figure 8). Process development and fabrication runs at 128 nm are near completion, and device parameters are close to those of Table 1. Substantial effort has been devoted in the past year to development of contacts for the 64 and 32 nm generations. Both P-type and N-type contacts of resistivity sufficient for the 64 nm generation are feasible, as are N-contacts for the 32 nm generation. Robust fabrication processes must now be developed for these very small devices.




Figure 4: Measured common-emitter characteristics (a) and RF gains (b) of a DHBT having  $T_c$ =150 nm,  $T_b$ =30 nm, and  $W_e$ =250 nm, biased at  $J_e$ =12 mA/ $\mu$ m<sup>2</sup>. The DHBT exhibits  $V_{br,ceo}$ =5.6V at  $I_c/A_e$ =10 kA/cm<sup>2</sup>.




Figure 5: Measured common-emitter characteristics (a) and RF gains (b) of a DHBT having  $T_c$ =70 nm,  $T_b$ =22 nm, and  $W_e$ =250 nm biased at  $J_e$ =13 mA/ $\mu$ m<sup>2</sup>. The DHBT exhibits  $V_{br,ceo}$  =3.3V at  $I_c/A_e$ =15 kA/cm<sup>2</sup>.




Figure 6: Single-stage InP DHBT common base 324 GHz power amplifier with microstrip lines on thick 10 $\mu$ m BCB. The IC was fabricated in Teledyne's 256 nm InP DHBT technology The compact die measures 300  $\mu$ m by 414  $\mu$ m; the amplifier produces 4.8 dB gain at 324 GHz.




Figure 7: Single-loop current-mode microwave feedback amplifier in Teledyne's 500 nm InP DHBT technology. The amplifier dissipates only 1.0 W, yet exhibits a 53 dBm output-referred 3rd-order intercept at 2 GHz.




Figure 8: Electron Micrographs of 128 HBT in fabrication, immediately before deposition of the collector contact. The emitter and base contacts are both 100-120 nm wide.

#### VI. CONCLUSIONS

Electron device bandwidths are increased by reducing junction dimensions (lithographic scaling), reducing layer thicknesses (epitaxial scaling) and by reducing Ohmic contact resistivities and thermal resistivities. With bipolar transistors, low required contact resistivities and high required current and power densities are the key impediments to scaling. FETs face the same constraints, and must in addition have very high capacitance density gate dielectrics. With bipolar transistors, contact resistivities sufficient for the 64 nm generation have been reproducibly demonstrated. Fabrication processes must be developed; THz ICs appear clearly feasible.

#### REFERENCES

- S. Lee, L. Wagner, B. Jaganathan, S. Csutak, J.Pekarik, N. Zamdmer, M. Breitwisch, R. Ramachandran, G. Freeman," Record RF Performance of Sub-46nm Lgate NFETs in Microprocessor SOI CMOS Technologies "International Electron Device Meeting, December 11-13, San Francisco, 2006
- [2] I. Post, M. Akbar, G. Curello, S. Gannavaram, W. Hafez, U. Jalan, K. Komeyii, J. Lin, N. Lindert, J. Park, J. Rizk, G. Sacks, C. Tsai, D. Yeh, P. Bai, C.-H. Jan, "65nm CMOS SOC Technology Featuring Strained Silicon Transistors for RF Applications" 2006. International Electron Devices Meeting, 11-13 Dec. 2006 Page(s):1-3
- [3] T. Chalvatzis, K.H.K. Yau, P. Schvan, M.T. Yang, and S.P. Voinigescu, "Low voltage topologies for 40+ Gb/s circuits in nanoscale CMOS," IEEE Journal of Solid-State Circuits, Vol.42, No.7, pp.1564-1573, July. 2007
- [4] C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, pp. 144-155, Jan. 2005

- [5] S.T. Nicolson, A. Tomkins, K.W. Tang, A. Cathelin, D. Belot, and S.P. Voinigescu, "A 1.2V, 140GHz Receiver with On-Die Antenna in 65nm CMOS," IEEE RFIC Symposium, Digest, pp.239-242, June 2008.
- [6] Jie Deng, Lan Wei, Li-Wen Chang, Keunwoo Kim, Ching-Te Chuang, H.-S. Philip Wong "Extending Technology Roadmap by Selective Device Footprint Scaling and Parasitics Engineering", International Symposium on VLSI Technology, Systems and Applications, 21-23 April 2008 Page(s):159 - 160
- [7] Mark Rodwell, Minh Le Member, Berinder Brar, "InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies" IEEE Proceedings, Volume 96, Issue 2, Feb. 2008 Page(s):271 - 286 and addendum, IEEE Proceedings Volume 96, Issue 4, April 2008 Page(s):748 - 748
- [8] W.R. Deal, X.B. Mei, V. Radisic, M.D. Lange, W. Yoshida, Po-hsin Liu, J. Uyeda, M.E. Barsky, A. Fung, T. Gaier, R. Lai, "Development of Sub-Millimeter-Wave Power Amplifiers", IEEE Transactions On Microwave Theory And Techniques, Vol. 55, No. 12, December 2007
- [9] Dae-Hyun Kim, Jesús A. del Alamo, "30-nm InAs Pseudomorphic HEMTs on an InP Substrate With a Current-Gain Cutoff Frequency of 628 GHz", IEEE Electron Device Letters, Vol. 29, No. 8, August 2008, pp. 830-832
- [10] K. Natori, "Ballistic metal-oxide-semiconductor field effect transistor," J. Appl. Phys., vol. 76, no. 8, pp. 4879–4890, 2004
- [11] M.V Fischetti, L Wang, B. Yu, C. Sachs, P.M. Asbeck, Y. Taur, M. Rodwell, "Simulation of Electron Transport in High-Mobility MOSFETs: Density of States Bottleneck and Source Starvation", IEEE International Electron Devices Meeting, 10-12 Dec. 2007 Page(s):109-112, Washington, DC
- [12] Jonathan Hacker, Miguel Urteaga, Dino Mensa, Richard Pierson, Mike Jones, Zach Griffith, and Mark Rodwell."250 nm InP DHBT Monolithic Amplifiers with 4.8 dB Gain at 324 GHz " 2008 IEEE - MTTS International Microwave Symposium, Atlanta, Ga, June 15-20
- [13] Frank C. De Lucia, "Science and Technology in the Submillimeter Region." Optics and Photonics News 14(8): 44-50, 2003.
- [14] R.J. Dengler, K.B. Cooper, G. Chattopadhyay, I. Mehdi, E. Schlecht, A. Skalare, C. Chen, P.H. Siegel, "600 GHz Imaging Radar with 2 cm Range Resolution " 2007 IEEE/MTT-S International Microwave Symposium, 3-8 June, Page(s):1371 - 1374
- [15] H.J. Liebe, et al, "Millimeter-wave attenuation and delay rates due to frog/cloud conditions", IEEE Transactions on Antennas and Propagation, Volume: 37, Issue: 12, Dec. 1989 Pages:1617-161
- [16] R. Olsen et al "The aR<sup>b</sup> relation in the calculation of rain attenuation" IEEE Transactions on Antennas and Propagation, Volume: 26, Issue: 2, Mar 1978 Pages:318 - 329
- [17] B. Gilbert, "Translinear circuits: a proposed classification" Electronics Letters, Volume 11, Issue 1, January 9 1975 Page(s):14 - 16
- [18] M. Vaidyanathan and D. L. Pulfrey, "Extrapolated fmax of heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 46, pp. 301–309, Feb. 1999.
- [19] H.S. Carslaw and J. C. Jaeger, Conduction of Heat in Solids (Clarendon Press, Oxford, 1959) p. 265.
- [20] Adam M. Crook, Erik Lind, Zach Griffith, Mark J. W. Rodwell, Jeremy D. Zimmerman, Arthur C. Gossard, Seth R. Bank, "Low resistance, nonalloyed Ohmic contacts to InGaAs", Applied Physics Letters, Vol. 91, 192114, 2007
- [21] E. F. Chor, D. Zhang, H. Gong, W. K. Chong, S. Y. Ong, "Electrical characterization, metallurgical investigation, and thermal stability studies of (Pd, Ti, Au)-based ohmic contacts". Journal of Applied Physics, vol.87, (no.5), AIP, 1 March 2000. p.2437-44.
- [22] U. Singisetti, A. M. Crook, E. Lind, J. D. Zimmerman, M. A. Wistey, A. C. Gossard, and M. J. W. Rodwell: "Ultra-Low Resistance Ohmic Contacts to InGaAs/InP", 2007 IEEE Device Research Conference, June 18-20, Univ. of Notre Dame, South Bend, Illinois
- [23] Zach Griffith, Miguel Urteaga, and Mark J.W. Rodwell, "mm-Wave Op-Amps For Low Distortion Amplification with High OIP3/Pdc Ratio > 100 at 2 GHz", 2008 IEEE Indium Phosphide and Related Materials Conference, May, Versailles, France