

III-V/Ge Channel Engineering for Future CMOS

Mark A. Wistey



*University of California, Santa Barbara
Now at University of Notre Dame*



***U. Singisetti, G. Burek, A. Baraskar,
V. Jain, B. Thibault, A. Nelson,
E. Arkun, C. Palmstrøm, J. Cagnon, S.
Stemmer, A. Gossard, M. Rodwell***
University of California Santa Barbara

P. McIntyre, B. Shin, E. Kim
Stanford University
S. Bank
University of Texas Austin
Y.-J. Lee
Intel



Funding: SRC

Outline: Channels for Future CMOS




- FET scaling requirements... and failures
- Motivation for Regrown MOSFETs
- III-V Benefits and Challenges
- Fabrication Process Flow
- Depletion-mode MOSFETs
- The Shape of Things to Come

Future CMOS Priorities




High Performance

High drive current I_d / W_g for wiring
Low gate delay $C_{FET} \Delta V / I_d$ for local



Low Parasitics

Capacitance – already 1-2 fF/ μm
Resistance – already ~50% R_{tot}
Leakage Currents – now 50% power




Compatible with Existing CMOS

High packing density – width & contacts small
Growable on Si substrates

Simple FET Scaling

Goal double transistor bandwidth when used in **any** circuit
 → reduce 2:1 all capacitances and all transport delays
 → keep constant all resistances, voltages, currents



$$g_m \sim (\epsilon / T_{ox}) v_{th} W_g \longrightarrow g_m, I_d \text{ hold constant} \quad \checkmark \text{ (doubles mA/m, mS/m)}$$

$$G_{ds} \sim C_{d-ch} v_{th} / L_g \sim \epsilon W_g v_{th} / L_g \longrightarrow \text{held constant} \quad \checkmark$$


$$C_{gs} \sim \epsilon W_g L_g / T_{ox} \longrightarrow \text{reduced 2:1} \quad \checkmark$$

$$C_{gs,f} \sim C_{gd} \sim \epsilon W_g \longrightarrow \text{edge capacitances reduced 2:1} \quad \checkmark$$

$$C_{s-b} \sim C_{d-b} \sim \epsilon W_g L_c / T_{sub} \longrightarrow \text{substrate capacitances reduced 2:1} \quad \checkmark$$

$$R_s \sim \rho_{sheet} L_c / 3W_g + \rho_{contact} / L_c W_g \longrightarrow \text{must reduce } \rho_c \text{ 4:1}$$

“External” Resistances are Critical



Resistances constant \Rightarrow Resistivities must scale as $1/L_g^2$:

- Contact resistance R_c
- Access & spreading resistance
- Interface resistance & source starvation

• Shallow junction resistance (un-drawn)


$$R_q W = \frac{\pi \hbar \lambda_F}{q^2} \frac{2}{2} = \frac{\pi \hbar}{q^2} \sqrt{\frac{2}{n_s}} = (52 \Omega - \mu\text{m}) \sqrt{\frac{10^{13} / \text{cm}^2}{n_s}}$$

Transconductance Scaling Challenges





$$g_m \sim (1/C_{g-ch})V_{th}W_g$$

...Should stay constant (double mA/ μm)



But voltage divider exists: $\frac{1}{C_{g-ch}} = \frac{1}{C_{ox}} + \frac{1}{C_{semi}} + \frac{1}{C_{dos}}$

- C_{ox} scales as $1/\text{EOT}$...EOT scales poorly
- $C_{semi} \sim \epsilon_{chan} L_g W/d$...Smaller
- $C_{dos} = \frac{2\pi\hbar^2}{q^2 m^*} L_g W$...Smaller



Similar problem with overlap & fringing capacitances.

Solution: Increase V_{th} using new material.


MOTIVATION FOR REGROWN FETs

Device Choice: Why not HEMTs?



Wide recess → okay DIBL, subthreshold slope, C_{gd}
Wide contacts → R_c okay even with poor contacts


} Not scaled




- HEMTs obscure scaling issues.

Scalable III-V FET Design

Classic III-V FET (details vary):




III-V FET with Self-Aligned Regrowth:




Big Picture: Salicide-like Process



Analogy: Self-aligned silicide (salicide) process:



Advantages:
Self-aligned
No e- barrier
CMOS-safe metals



Take from Silicon:

Unlike classic III-V devices:

- Avoid liftoff
- Dry etches
- Self-aligned processes
- Surface channels

Do III-V fabrication in Si-like fashion.

Break from Silicon:

- No implantation
- Insufficient doping
- Surface damage
- Annealing is no panacea**
- Encapsulate gate metals**
- Arsenic capping**
- Ship wafers for high-k
- Strain is cheap**



III-V Benefits and Challenges

Channel Roughness Scattering

- Challenge: Sixth power (!) scattering from interface roughness:

$$\mu \sim (1/M_{\text{scat}})^2 \sim 1/(\partial E/\partial W)^2 \sim W^6 \quad (\text{Gold SSC 1987})$$


- Trend weaker in shallow or narrow wells (Li SST 2005)



- Screening helps too
- Does not seem to be a problem for 5nm InGaAs channels.

Drive Current in the Ballistic & Degenerate Limits


$$J = K \times \left(84 \frac{mA}{\mu m} \right) \times \left(\frac{V_{gs} - V_{th}}{1V} \right)^{3/2} \quad \text{where} \quad K = \frac{n \times \left(m^* / m_0 \right)^{1/2}}{\left[1 + \left(c_{dos,o} / c_{ox} \right) \times \left(m^* / m_0 \right) \right]^{1/2}}$$




Inclusive of non-parabolic band effects, which increase c_{dos} ,

InGaAs & InP have near-optimum mass for 0.4-1.0 nm EOT gate dielectrics

High Mobility in Narrow InGaAs Channels



- Electrons occupy multiple channels



- But electrons aren't in InAlAs...?

- Unclear whether high mobility is in narrow channel
- Unreasonable simulation difficulty.
 - Nonparabolic bands, degenerate statistics, bandgap renormalization, screening...
- Need FET to remove uncertainty: eliminate doping altogether.


Regrowth Interface Resistances



Interface resistances tested in separate blanket regrowths (no gates):

In-situ Mo Contact $\rangle_c < 1 \text{ \AA} - \text{m}^2$

25 nm regrown InGaAs $R_{sh} = 70 \text{ \AA/sq}$



InGaAs-InGaAs re-growth resistance $< 1 \text{ \AA} - \text{m}^2$.

InGaAs-InP re-growth resistance = $6 \text{ \AA} - \text{m}^2$ (on thick InP).

FABRICATION PROCESS FLOW

Process Flow: Gate Deposition



High-k first on pristine channel.




Tall gate stack.

Litho.

Selective etches to channel.



Critical etch process:
Stop on channel with no damage



Gate Stack: Multiple Layers & Selective Etches



Key: stop etch before reaching dielectric, then gentle low-power etch to stop on dielectric




Process Flow: Sidewalls & Recess Etch



SiN_x or SiO₂ sidewalls
Encapsulate gate metals


Controlled recess etch
Slow facet planes
Not needed for depletion-mode FETs




Surface Preparation Before Regrowth



UV-ozone (20 min)




HCl:H₂O 1:10 etch (60 sec)
H₂O rinse, N₂ dry




Bake under ultrahigh vacuum

Hydrogen cleaning
 10^{-6} Torr, 30 min.,
400°C (InP) or 420°C (InGaAs)
Thermal deoxidation may work also.



Clean Surface Before Regrowth



Clean, undamaged surface after Al₂O₃ dielectric etch & InGaAs recess etch.

At Last: Regrowth & Metal




Regrow n++ InGaAs


Doping: $n \sim 3.6 \times 10^{19} \text{ cm}^{-3}$ ($\text{Si} \sim 8 \times 10^{19} \text{ cm}^{-3}$)

V/III ratio=30

$T_{\text{sub}} = 460^\circ\text{C}$



RHEED before growth





InAlAs barrier

Blanket metallization:

Either in-situ Mo or ex-situ TiW

Singisetti APL, submitted, or Crook APL 2007
M. Wistey, Spring ECS 2009

TEM of Regrowth: InGaAs on InGaAs




Regrowth on processed but unpatterned InGaAs.
No extended defects.

Removing Excess Overgrowth

Approach #1: Remove it

Height-selective etch


Wistey MBE 2008 & Burek JCG 2009





Approach #2: Don't Grow It

Quasi-Selective
growth


Wistey EMC 2009



Regrowth on InP vs. InGaP



- Conversion of <6nm InP to InAs
- Strain relaxation




Regrowth on InGaP




- Replace InP with InGaP
- Converts to InGaAs (good!)
- Strain compensation


Wistey EMC 2008



InGaP regrowth RHEED






InGaP regrowth SEM




DEPLETION-MODE MOSFETS



Scalable InGaAs MOSFETs






Scalable InGaAs MOSFETs



- Conservative doping design:
 - $[\text{Si}] = 4 \times 10^{13} \text{ cm}^{-2}$
 - Bulk $n = 1 \times 10^{13} \text{ cm}^{-2} \gg \text{Dit}$
- Large setback + high doping
= Can't turn off



Series Resistance



Possible causes:


- Poly nucleation at gate
- Thinning near gate
- Strain-induced dislocations
- Incomplete underfill
- Insufficient doping under sidewall

Now known to be a growth issue. See DRC & EMC 2009 for solution.

The Shape of Things to Come



Generalized Self-Aligned Regrowth Designs:



- **Self-aligned regrowth can also be used for:**
 - **GaN HEMTs (with Mishra group at UCSB)**
 - **GaAs pMOS FETs**
 - **InGaAs HBTs and HEMTs**
 - **All high speed III-V electronics**

Conclusions

- Scaled III-V CMOS requires more than reduced dimensions
- InGaAs offers a high velocity channel, high mobility access
- Self-aligned regrowth: a roadmap for scalable III-V FETs
 - Provides III-V's with a salicide equivalent
 - Can improve GaN and GaAs FETs too
- DFETs show peak $g_m = 0.24\text{mS}/\mu\text{m}$
- High resistance (a growth problem) limited FET performance

Acknowledgements



- **Rodwell & Gossard Groups (UCSB): Uttam Singisetti, Greg Burek, Ashish Baraskar, Vibhor Jain...**
- **McIntyre Group (Stanford): Eunji Kim, Byungha Shin, Paul McIntyre**
- **Stemmer Group (UCSB): Joël Cagnon, Susanne Stemmer**
- **Palmstrøm Group (UCSB): Erdem Arkun, Chris Palmstrøm**
- **SRC/GRC funding**
- **UCSB Nanofab: Brian Thibeault, NSF**

Conclusions



- Scaled III-V CMOS requires more than reduced dimensions
- InGaAs offers a high velocity channel, high mobility access
- Self-aligned regrowth: a roadmap for scalable III-V FETs
 - Provides III-V's with a salicide equivalent
 - Can improve GaN and GaAs FETs too
- DFETs show peak $g_m = 0.24\text{mS}/\mu\text{m}$
- High resistance (a growth problem) limited FET performance