

Improved Migration-Enhanced Epitaxy for Self-Aligned InGaAs Devices

Mark A. Wistey



*University of California, Santa Barbara
Now at University of Notre Dame*

[*mwistey@nd.edu*](mailto:mwistey@nd.edu)



**U. Singiseti, G. Burek, A. Baraskar,
V. Jain, B. Thibault, A. Nelson,
E. Arkun, C. Palmstrøm, J. Cagnon, S.
Stemmer, A. Gossard, M. Rodwell**
University of California Santa Barbara

P. McIntyre, B. Shin, E. Kim
Stanford University

S. Bank
University of Texas Austin


Y.-J. Lee
Intel




Funding: SRC

- **Motivation for Self-Aligned Regrowth**
- **Facets, Gaps, Arsenic Flux and MEE**
- **Si doping and MEE**
- **Scalable III-V MOSFETs**
- **The Shape of Things to Come**

Motivation for Self-Aligned Regrowth




• 3D nanofabrication




• Device properties

- Heat transfer
- Contacts
- Current blocking




- Integration: III-V's on Si
 - Heteroepitaxy
 - Selective area growth
- And III-V MOSFETs...




Motivation for Regrowth: Scalable III-V FETs

Classic III-V FET (details vary):



III-V FET with Self-Aligned Regrowth:



Process Flow Prior to Regrowth

Fabrication details:
U. Singiseti, PSSC 2009
Rodwell IPRM 2008

Pattern gate metal

Selective dry etches

SiN_x or SiO₂ sidewalls

Encapsulate gate metals

Controlled recess etch (optional)

Slow facet planes

Not needed for depletion-mode FETs


Surface clean

UV ozone,

1:10 HCl:water dip & rinse,



UHV deox (hydrogen or thermal)

Regrowth




MBE Regrowth: Bad at any Temperature?

- Low growth temperature (<math><400^{\circ}\text{C}</math>):
 - Smooth in far field
 - Gap near gate (“shadowing”)
 - No contact to channel (bad)



- High growth temperature (>math>>490^{\circ}\text{C}</math>):
 - Selective/preferential epi on InGaAs
 - No gaps near gate
 - Rough far field
 - High resistance



Regrowth: 50nm InGaAs:Si, 5nm InAs:Si.
Si=8E19/cm3, 20nm Mo, V/III=35, 0.5 μm/hr.

Gap-free Regrowth by MEE



Migration-Enhanced Epitaxy (MEE) conditions: Wistey, MBE 2008

490-560°C (pyrometer)

As flux constant $\sim 1 \times 10^{-6}$ Torr: V/III ~ 3 , not interrupted.

0.5nm InGaAs:Si pulses (3.7 sec), 10-15 sec As soak





RHEED: 4x2 \Rightarrow 1x2 or 2x4 \Rightarrow 4x2 with each pulse.



- Smaller gap Crosshatching—relaxation?
- High Si activation ($4 \times 10^{19} \text{ cm}^{-3}$).

- Quasi-selective growth



High Temperature MEE: Smooth & No Gaps




In=9.7E-8, Ga=5.1E-8 Torr
Wistey, EMC 2009

Note faceting: surface kinetics, not shadowing.


Shadowing and Facet Competition



Good fill next to gate.




- Shen JCG 1995 says:
Increased As favors [111] growth



- But gap persists

Gate Changes Local Kinetics

1. Excess In & Ga
don't stick to SiO₂




- **Diffusion of Group III's away from gate**
- **Solution: Override local enrichment of Group III's**

Control of Facets by Arsenic Flux




- InGaAs Experiment:
- Vary As flux
- InAlAs marker layers
- Find best fill near gate

SEM of single-wafer growth series varying As flux




- Lowest arsenic flux → “rising tide fill”
- No gaps near gate or SiO₂/SiN_x
- Tunable facet competition



Scalable InGaAs MOSFETs







Scalable InGaAs MOSFETs



- Conservative doping design:
 - $[Si] = 4 \times 10^{13} \text{ cm}^{-2}$
 - Bulk $n = 1 \times 10^{13} \text{ cm}^{-2} \gg D_{it}$
- Large setback + high doping = Can't turn off
- High $R_{\text{source}} > 350 \text{ } \Omega\text{-}\mu\text{m}$





Silicon Doping in MEE

| Technique | Shutter Pattern (Arsenic always open) | [Si] (cm ⁻³) | n (cm ⁻³) | μ (cm ² V ⁻¹ s ⁻¹) |
|-------------------------------|---|-----------------------------|--------------------------|---|
| Conventional MBE |  | 8x10 ¹⁹ | 4.8x10 ¹⁹ | 847 |
| Si during Group III MEE pulse |  | 8x10 ¹⁹ | 4.3x10 ¹⁹ | 1258 |
| Si during As soak |  | 8x10 ¹⁹ | 4.2x10 ¹⁹ | 1295 |
| Double Si doping |  | 16x10 ¹⁹ | -- | -- |

- **Electron concentration nearly constant**
- **Si prefers Group III site even under As-poor conditions**
- **Increased mobility by MEE**

Regrown InAs S/D FETs

4.7 nm Al₂O₃, 5×10¹² cm⁻² pulse doping
In=9.7E-8, Ga=5.1E-8 Torr



- InAs native defects are donors.¹
- Reduces surface depletion.
- Decreased As flux works for InAs too.


- Gallium-free
= improved selectivity in regrowth

¹ Bhargava *et al*, APL 1997

InAs Source-Drain Access Resistance*

*Wistey *et al*, NAMBE 2009


4.7 nm Al₂O₃, InAs S/D E-FET. TLMs corrected for metal resistance.



- Total $R_{on} = 600 \Omega\text{-}\mu\text{m} \Rightarrow R_s < 300 \Omega\text{-}\mu\text{m}$.
- $g_m \ll 1/R_s \sim 3.3 \text{ mS}/\mu\text{m}$ -- Not source-limited.
- InAs contacts no longer limit MOSFET performance.

The Shape of Things to Come

Generalized Self-Aligned Regrowth Designs:



- **Self-aligned regrowth can also be used for:**
 - **GaN HEMTs (with Nidhi in Mishra group, EMC 2009)**
 - **InGaAs HBTs and HEMTs**
 - **Selective III-V on Si — remove gaps**
 - **THz and high speed III-V electronics**

- **Reducing As flux improves filling near gate**
- **Self-aligned regrowth: a roadmap for scalable III-V FETs**
 - Provides III-V's with a salicide equivalent
 - Can improve GaN and GaAs FETs too
- **Silicon doping impervious to MEE technique**
- **InAs regrown contacts improve InGaAs MOSFETs...**
 - Not limited by source resistance @ 1 mA/ μ m
 - Comparable to other III-V FETs... but now scalable

Acknowledgements



- **Rodwell & Gossard Groups (UCSB): Uttam Singiseti, Greg Burek, Ashish Baraskar, Vibhor Jain...**
- **McIntyre Group (Stanford): Eunji Kim, Byungha Shin, Paul McIntyre**
- **Stemmer Group (UCSB): Joël Cagnon, Susanne Stemmer**
- **Palmstrøm Group (UCSB): Erdem Arkun, Chris Palmstrøm**
- **SRC/GRC funding**
- **UCSB Nanofab: Brian Thibeault, NSF**