

# ***Scaling of High Frequency III-V Transistors***

*Mark Rodwell*  
***University of California, Santa Barbara***

# **THz Transistors**

---

*Transistor bandwidths are increasing rapidly.*

*Si MOSFETs will soon reach 500+ GHz cutoff frequencies.*

*It is now clear III-V bipolar transistors can reach ~2-3 THz cutoff frequencies.*

*III-V FETs have comparable potential, but the prospects and analysis are less clear.*

*The limits to transistor bandwidth are:*

*contact resistivities*


*gate dielectric capacitance densities.*

*device and IC power density & thermal resistance.*

*challenges in reliably fabricating small devices.*

# **Why THz Transistors ?**



# Why Build THz Transistors ?




# **Performance Figures of Merit**

# Transistor figures of Merit / Cutoff Frequencies


$H_{21}$  = short-circuit current gain



**MAG = maximum available power gain:**  
**impedance-matched**



**U = unilateral power gain:**  
**feedback nulled,**  
**impedance-matched**



# What Determines Gate Delay ?

Gate Delay Determined by :

Depletion capacitance charging through the logic swing

$$\left( \frac{\Delta V_{LOGIC}}{I_C} \right) (C_{cb} + C_{be,depletion})$$

Depletion capacitance charging through the base resistance



$$R_{bb} (C_{cbi} + C_{be,depletion})$$

Supplying base + collector stored charge through the base resistance

$$R_{bb} (\tau_b + \tau_c) \left( \frac{I_C}{\Delta V_{LOGIC}} \right)$$

The logic swing must be at least

$$\Delta V_{LOGIC} > 4 \cdot \left( \frac{kT}{q} + R_{ex} I_c \right)$$



$(\tau_b + \tau_c)$  typically 10 - 25% of total delay;

Delay not well correlated with  $f_t$

$(\Delta V_{LOGIC} / I_C) (C_{cb} + C_{be,depl})$  is 55% - 80% of total.



High  $(I_C / C_{cb})$  is a key HBT design objective.

$$J_{max, Kirk} = 2 \epsilon \bar{v}_{electron} (V_{ce, operating} + V_{ce, full depletion}) / T_c^2$$

$$\Rightarrow \frac{C_{cb} \Delta V_{LOGIC}}{I_C} = \frac{\Delta V_{LOGIC}}{2 V_{CE, min}} \left( \frac{A_{collector}}{A_{emitter}} \right) \left( \frac{T_c}{2 \bar{v}_{electron}} \right)$$

$R_{ex}$  must be very low for low  $\Delta V_{logic}$  at high  $J$

# HBT Design For Digital & Mixed-Signal Performance



**from charge-control analysis:**


$$\begin{aligned}
 T_{gate} \approx & (\Delta V_L / I_C)(C_{je} + 6C_{cbx} + 6C_{cbi}) + \tau_f \\
 & + (kT / qI_C)(0.5C_{je} + C_{cbx} + C_{cbi} + 0.5\tau_f I_C / \Delta V_L) \\
 & + R_{ex}(0.5C_{cbx} + 0.5C_{cbi} + 0.5\tau_f I_C / \Delta V_L) \\
 & + R_{bb}(0.5C_{je} + C_{cbi} + 0.5\tau_f I_C / \Delta V_L).
 \end{aligned}$$

**analog ICs have similar bandwidth constraints...**

# High-Frequency Electron Device Design


# Simple Device Physics: Resistance

*bulk resistance*




$$R = \frac{\rho_{bulk} \cdot T}{A}$$

*contact resistance -perpendicular*



$$R = \frac{\rho_{contact}}{A}$$

*contact resistance - parallel*




$$R = \frac{\rho_{contact}}{A} + \rho_{sheet} \cdot \frac{W'}{3L}$$

*Good approximation for contact widths less than 2 transfer lengths.*


# Simple Device Physics: Depletion Layers

*capacitance*




$$C = \epsilon \cdot \frac{A}{T}$$

*transit time*



$$\tau = \frac{T}{2v}$$

*space-charge limited current*




$$\frac{I_{\max}}{A} = \frac{2\epsilon v}{T^2} (V_{\text{applied}} + V_{\text{depletion}} + 2\phi)$$

$$I = C \frac{\Delta V}{\Delta T} \text{ where } \frac{C}{I_{\max}} = \frac{\tau}{V_{\text{applied}} + V_{\text{depletion}} + 2\phi}$$

# Simple Device Physics: Thermal Resistance

## Exact

Carslaw & Jaeger 1959



$$R_{th} = \frac{1}{\pi K_{th} L} \sinh^{-1} \left( \frac{L}{W} \right) + \frac{1}{\pi K_{th} W} \sinh^{-1} \left( \frac{W}{L} \right)$$

## Long, Narrow Stripe

HBT Emitter, FET Gate


$$R_{th} \cong \underbrace{\frac{1}{\pi K_{th} L} \ln \left( \frac{L}{W} \right)}_{\substack{\text{cylindrical heat flow} \\ \text{near junction}}} + \underbrace{\frac{1}{\pi K_{th} L}}_{\substack{\text{spherical heat flow} \\ \text{far from junction}}}$$

## Square (L by L)


IC on heat sink

$$R_{th} \cong \underbrace{\frac{1}{4 K_{th} L}}_{\substack{\text{planar heat flow} \\ \text{near surface}}} + \underbrace{\frac{1}{\pi K_{th} L}}_{\substack{\text{spherical heat flow} \\ \text{far from surface}}}$$

# Simple Device Physics: Fringing Capacitance




$$\frac{C}{L} \cong \underbrace{\varepsilon \cdot \frac{W}{T}}_{\text{parallel-plate}} + \underbrace{1.5 \cdot \varepsilon}_{\text{fringing}}$$



$$\frac{C}{L} \cong \varepsilon \cdot \left[ \begin{array}{l} \text{slowly-varying function} \\ \text{of } W_1/G \text{ and } W_2/G \end{array} \right]$$


$$\approx (1 \text{ to } 3) \cdot \varepsilon$$

## wiring capacitance



$$C/L > \varepsilon$$

## FET parasitic capacitances




$$C_{\text{parasitic}}/L \sim \varepsilon$$

**VLSI power-delay limits**

**FET scaling constraints**


# Electron Plasma Resonance: Not a Dominant Limit

---





# Electron Plasma Resonance: Not a Dominant Limit

---




# Electron Plasma Resonance: Not a Dominant Limit




$$L_{\text{kinetic}} = \frac{T}{A} \frac{1}{q^2 n m^*}$$

$$R_{\text{bulk}} = \frac{T}{A} \frac{1}{q^2 n m^* \tau_m}$$



# Electron Plasma Resonance: Not a Dominant Limit



	dielectric relaxation frequency	scattering frequency	plasma frequency
	$f_{\text{dielectric}} = \frac{1/2\pi}{C_{\text{displacement}} R_{\text{bulk}}}$ $= \frac{1}{2\pi} \frac{\sigma}{\epsilon}$	$f_{\text{dielectric}} = \frac{1}{2\pi} \frac{R_{\text{bulk}}}{L_{\text{kinetic}}}$ $= \frac{1}{2\pi \tau_m}$	$f_{\text{plasma}} = \frac{1/2\pi}{\sqrt{L_{\text{kinetic}} C_{\text{displacement}}}}$
<i>n</i> - InGaAs $3.5 \cdot 10^{19} / \text{cm}^3$	800 THz	7 THz	74 THz
<i>p</i> - InGaAs $7 \cdot 10^{19} / \text{cm}^3$	80 THz	12 THz	31 THz

# Frequency Limits and Scaling Laws of (most) Electron Devices

$$\tau \propto \text{thickness}$$

$$C \propto \text{area} / \text{thickness}$$


$$R_{top} \propto \rho_{contact} / \text{area}$$

$$R_{bottom} \propto \frac{\rho_{contact}}{\text{area}} + \frac{\rho_{sheet}}{4} \cdot \frac{\text{width}}{\text{length}}$$

$$I_{\text{max, space-charge-limit}} \propto \text{area} / (\text{thickness})^2$$

$$\Delta T \propto \frac{\text{power}}{\text{length}} \times \log\left(\frac{\text{length}}{\text{width}}\right)$$

PIN photodiode




**To double bandwidth,**

**reduce thicknesses 2:1    Improve contacts 4:1**

**reduce width 4:1, keep constant length**

**increase current density 4:1**

# Bipolar Transistor Scaling Laws




*Changes required to double transistor bandwidth:*

(emitter length  $L_E$ )

parameter	change
collector depletion layer thickness	decrease 2:1
base thickness	decrease 1.414:1
emitter junction width	decrease 4:1
collector junction width	decrease 4:1
emitter contact resistance	decrease 4:1
current density	increase 4:1
base contact resistivity	decrease 4:1

***Linewidths scale as the inverse square of bandwidth because thermal constraints dominate.***

# FET Scaling Laws



Changes required to double transistor bandwidth:

parameter	change
gate length	decrease 2:1
gate dielectric capacitance density	increase 2:1
gate dielectric equivalent thickness	decrease 2:1
channel electron density	increase 2:1
source & drain contact resistance	decrease 4:1
current density (mA/ $\mu\text{m}$ )	increase 2:1

**Linewidths scale as the inverse of bandwidth because fringing capacitance does not scale.**

# THz & nm Transistors: it's all about the interfaces

---

*Metal-semiconductor interfaces (Ohmic contacts):  
very low resistivity*

*Dielectric-semiconductor interfaces (Gate dielectrics):  
very high capacitance density*





*Transistor & IC thermal resistivity.*




# **Bipolar Transistors**

# Indium Phosphide Heterojunction Bipolar Transistors

Z. Griffith  
E. Lind



# Bipolar Transistor Operation






Because emitter energy distribution is thermal (exponential)

$$I_c \propto \exp(qV_{be} / kT)$$

Almost all electrons reaching base pass through it

→  $I_c$  varies little with collector voltage

# Transistor Hybrid-Pi equivalent circuit model





$$R_{be} = \beta / g_m$$

$$g_m = qI_E / nkT$$

$$C_{be} = C_{je} + g_m (\tau_b + \tau_c)$$

# Cutoff frequencies in HBTs



$$\frac{1}{2\pi f_\tau} = \tau_{base} + \tau_{collector} + C_{je} \frac{kT}{qI_E} + C_{bc} \left( \frac{kT}{qI_E} + R_{ex} + R_{coll} \right)$$

$$\tau_{base} \approx T_b^2 / 2D_n \quad \tau_{collector} \approx T_c / 2v_{eff}$$

$$f_{max} \cong \sqrt{\frac{f_\tau}{8\pi R_{bb} C_{cbi}}}$$

# Epitaxial Layer Structure

# Epitaxy: InP Emitter, InGaAs Base, InP Collector, Both Junctions Graded

## Key Features:

N<sup>++</sup> InGaAs emitter contact layer

InP emitter

InGaAs/InAlAs superlattice e/b grade

InGaAs graded base  
bandgap or doping grade


BC setback layer

InGaAs/InAlAs superlattice b/c grade

InP collector

InGaAs etch-stop layer  
thin for heat conduction

InP subcollector



Layer	Material	Doping	Thickness (nm)
Emitter cap	In <sub>0.53</sub> Ga <sub>0.47</sub> As	8 × 10 <sup>19</sup> cm <sup>-3</sup> ; Si	25
N <sup>+</sup> emitter	InP	8 × 10 <sup>19</sup> cm <sup>-3</sup> ; Si	50
N <sup>-</sup> emitter	InP	1 × 10 <sup>18</sup> cm <sup>-3</sup> ; Si	20
Emitter-base grade	In <sub>0.53</sub> Ga <sub>0.47</sub> As / In <sub>0.52</sub> Al <sub>0.48</sub> As, 1.6 nm period	N: 1 × 10 <sup>17</sup> cm <sup>-3</sup> ; Si	24
Emitter-base grade	In <sub>0.53</sub> Ga <sub>0.47</sub> As / In <sub>0.52</sub> Al <sub>0.48</sub> As, 1.5 nm period	P: 8 × 10 <sup>17</sup> cm <sup>-3</sup> ; C	1
Base	In <sub>0.53</sub> Ga <sub>0.47</sub> As	P: 7-4 × 10 <sup>19</sup> cm <sup>-3</sup> ; C	24.5
Setback	In <sub>0.53</sub> Ga <sub>0.47</sub> As	N: 9 × 10 <sup>16</sup> cm <sup>-3</sup> ; Si	4.5
Base-collector grade	In <sub>0.53</sub> Ga <sub>0.47</sub> As / In <sub>0.52</sub> Al <sub>0.48</sub> As, 1.6 nm period	N: 9 × 10 <sup>16</sup> cm <sup>-3</sup> ; Si	15
Pulse doping	InP	6 × 10 <sup>18</sup> cm <sup>-3</sup> ; Si	3
Collector	InP	N: 2 × 10 <sup>16</sup> cm <sup>-3</sup> ; Si	82
etch-stop	In <sub>0.53</sub> Ga <sub>0.47</sub> As	N: 8 × 10 <sup>19</sup> cm <sup>-3</sup> ; Si	5
Subcollector	InP	N: 8 × 10 <sup>19</sup> cm <sup>-3</sup> ; Si	~200


# Epitaxy with Abrupt BE Junction

Similar design

Abrupt E/B junction (no e/b grade)

Advantages:  
ease of stopping emitter etch on base  
→ good base contacts

Disadvantages:  
Increased  $V_{be}$ .  
Cannot make e/b ledge.



Layer	Material	Doping	Thickness (nm)
Emitter cap	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	$8 \times 10^{19} \text{ cm}^{-3}$ : Si	25
$\text{N}^+$ emitter	InP	$8 \times 10^{19} \text{ cm}^{-3}$ : Si	50
$\text{N}^-$ emitter	InP	$1 \times 10^{18} \text{ cm}^{-3}$ : Si	20
N- emitter	InP	N: $1 \times 10^{17} \text{ cm}^{-3}$ : Si	24
Emitter-base grade	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As} / \text{In}_{0.52}\text{Al}_{0.48}\text{As}$ , 1.5 nm period	P: $8 \times 10^{17} \text{ cm}^{-3}$ : C	1
Base	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	P: $7\text{-}4 \times 10^{19} \text{ cm}^{-3}$ : C	24.5
Setback	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	N: $9 \times 10^{16} \text{ cm}^{-3}$ : Si	4.5
Base-collector grade	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As} / \text{In}_{0.52}\text{Al}_{0.48}\text{As}$ , 1.6 nm period	N: $9 \times 10^{16} \text{ cm}^{-3}$ : Si	15
Pulse doping	InP	$6 \times 10^{18} \text{ cm}^{-3}$ : Si	3
Collector	InP	N: $2 \times 10^{16} \text{ cm}^{-3}$ : Si	82
etch-stop	$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	N: $8 \times 10^{19} \text{ cm}^{-3}$ : Si	5
Subcollector	InP	N: $8 \times 10^{19} \text{ cm}^{-3}$ : Si	~200

# Alternative Grades for Thinner Epitaxy

Common Grade in Literature  
InGaAs/InAlAs  
18 nm thick, 1.5 nm period

DHBT 42			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
10	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2×10 <sup>17</sup> ; Si	Setback
18	InGaAs/InAlAs	2×10 <sup>17</sup> ; Si	Superlattice grade
3	InP	3.4×10 <sup>18</sup> ; Si	Delta Doping

Sub-monolayer Grade  
0.15 nm InAlAs,  
(0.15 to 0.165 nm InGaAs)  
10.8 nm thick

DHBT 41			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2×10 <sup>17</sup> ; Si	Setback
10.8	InGaAs/InAlAs	2×10 <sup>17</sup> ; Si	Sub-monolayer grade
3	InP	6.2×10 <sup>18</sup> ; Si	Delta doping

Strained In<sub>x</sub>Ga<sub>1-x</sub>As Grade  
InGaAs/GaAs 6 nm


DHBT 40			
Thickness (nm)	Material	Doping (cm <sup>-3</sup> )	Description
1	In <sub>0.53</sub> Ga <sub>0.47</sub> As	3×10 <sup>17</sup> ; Si	Setback
6	InGaAs→GaAs	3×10 <sup>17</sup> ; Si	Strained grade
4	InP	6.2×10 <sup>18</sup> ; Si	Delta doping

# Other Methods of Grading the Junctions

## InGaAs/InGaAsP/InP grade

InP/InGaAs DHBTs with 341-GHz  $f_T$  at high current density of over 800 kA/cm<sup>2</sup>

Minoru Ida, Kenji Kurishima, Noriyuki Watanabe, and Takatomo Enoki



- suitable for MOCVD growth
- excellent results


## InP/GaAsSb/InP DHBT

11th International Conference on Indium Phosphide and Related Materials  
16-20 May 1999 Davos, Switzerland

TuA1-3

### InP/GaAsSb/InP DOUBLE HETEROJUNCTION BIPOLAR TRANSISTORS WITH HIGH CUT-OFF FREQUENCIES AND BREAKDOWN VOLTAGES

N. Matine, M. W. Dvorak, X. G. Xu, S. P. Watkins, and C. R. Bolognesi



- does not need B/C grading
- E/B band alignment through GaAsSb alloy ratio (strain) or InAlAs emitter

# Transport Analysis

# Approximate Carrier Transit Times


---

## Base Transit Time

$$\tau_b \approx T_b^2 / 2D_n + T_b / v_{exit}$$


## Collector Transit Time

$$\tau_c = T_c / 2v_{sat}$$



# Base Transit Time with Graded Base

Dino Mensa




$$\tau_b = W_b L_g / D_n - \left( L_g^2 / D_n - L_g / v_{sat} \right) \left( 1 - e^{-W_b / L_g} \right)$$

where  $L_g$  is the grading length :

$$L_g = W_b \left( kT / \Delta E_g \right)$$


# Base Transit Time: Grading Approaches



**Compositional grading:  
strained graded InGaAs base**

52 meV potential drop :

$\text{In}_{0.455}\text{Ga}_{0.545}\text{As} \leftrightarrow \text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  (strained)




**Doping grading  
unstrained  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  base**

Carbon doping varied from :

$\sim 8 \cdot 10^{19} / \text{cm}^3$  to  $\sim 5 \cdot 10^{19} / \text{cm}^3$

# Collector Transit Time




From elementary electrostatics (refer to sketch)

$$\tau_c = \int_0^{T_c} \frac{(1 - x/T_c)}{v(x)} dx \equiv \frac{T_c}{2v_{eff}}$$

$\tau_c$  is more sensitive to velocity near base.


Fortuitous, as initial velocity is high, then decreases due to  $\Gamma$ -L scattering.



From best fit to RF data, or from Kirk current density vs. collector voltage :


InP :  $\approx 3.5 \cdot 10^7$  cm/s for  $\sim 70$  - 200 nm layers

# Space-Charge Limited Current Density $\rightarrow C_{cb}$ charging time



## Collector Depletion Layer Collapse

$$V_{cb,\min} + \phi > +(qN_d)(T_c^2 / 2\epsilon)$$



## Collector Field Collapse (Kirk Effect)

$$V_{cb} + \phi > +(J / v_{sat} - qN_d)(T_c^2 / 2\epsilon)$$

$$\Rightarrow J_{\max} = 2\epsilon v_{eff} (V_{cb} + V_{cb,\min} + 2\phi) / T_c^2$$

Note that  $V_{be} \cong \phi$ , hence  $(V_{cb} + \phi) \cong V_{ce}$

$$C_{cb} \Delta V_{LOGIC} / I_C = (\epsilon A_{collector} / T_c) (\Delta V_{LOGIC} / I_C) = \frac{\Delta V_{LOGIC}}{(V_{CE} + V_{CE,\min})} \left( \frac{A_{collector}}{A_{emitter}} \right) \left( \frac{T_c}{2v_{eff}} \right)$$


Collector capacitance charging time **scales linearly** with collector thickness **if  $J = J_{\max}$**

# Space-Charge-Limited Current (Kirk effect) in DHBTs

Decrease in  $f_\tau$  and  $f_{max}$  at high  $J$   
 Kirk - effect threshold increases  
 with increased  $V_{ce}$

$$J_{max} = 2\varepsilon v_{sat} (V_{cb} + V_{cb,min} + 2\phi) / T_c^2$$

$$\cong 2\varepsilon v_{sat} (V_{ce} + V_{ce,min}) / T_c^2$$




Increase in  $V_{ce,sat}$  with increased  $J$



$$\frac{dV_{ce}}{dI_c} = R_{space-charge} = \frac{T_c^2}{2\varepsilon v_{sat} A_{effective}}$$

where the effective collector  
 current flux area is

$$A_{effective} \approx L_E (W_E + 2T_C)$$



# Current-induced Collector Velocity Overshoot



Increased current reduces  $\Gamma$  - L scattering,  
increases  $v(x)$  in early part of collector


⇒ reduced collector transit time

$$Q_{base} = I_c \cdot \int_0^{T_c} \frac{(1 - x/T_c)}{v(x)} dx \text{ is not exactly proportional to } I_c$$

correct definition of collector transit time is

$$\tau_c = \frac{\partial Q_{base}}{\partial I_c} \text{ not } \tau_c = \frac{Q_{base}}{I_c}$$

Nakajima, H. "A generalized expression for collector transit time of HBTs taking account of electron velocity modulation," Japanese Journal of Applied Physics, vo. 36, Feb. 1997, pp. 667-668




CAUTION : observed nonlinear  $\tau_{ec}$  variation is also in part due to modulation in emitter ideality factor with bias current ( $1/g_m$  often does not vary as  $R_{ex} + nkT/qI_E$ ), and due to variation of  $C_{je}$  with bias.

# Transit time Modulation Causes $C_{cb}$ Modulation

$$Q_{base\ holes} = \cancel{\text{constant}} + \cancel{Q_{base\ electrons}} + \int_0^{T_c} qn(x)A(1-x/T_c)dx + V_{bc}\epsilon A/T_c = f(I_c, V_{cb})$$


$$C_{cb} \equiv -\frac{\partial Q_{base\ holes}}{\partial V_{cb}} \quad \tau_f \equiv \frac{\partial Q_{base\ holes}}{\partial I_c} \Rightarrow \frac{\partial C_{cb}}{\partial I_c} = -\frac{\partial \tau_f}{\partial V_{cb}}$$

Camnitz and Moll, Betser & Ritter, D. Root





## Collector Velocity Modulation :

$$\partial \tau_f / \partial V_{cb} > 0 \Rightarrow \partial C_{cb} / \partial I_c < 0$$




Increase in  $\tau_c$  with  $V_{cb} \rightarrow$  reduced  $C_{cb}$

- strong effect in InGaAs SHBTs
- weak effect in InP DHBTs



## Kirk Effect :

$$\partial \tau_f / \partial V_{cb} < 0 \Rightarrow \partial C_{cb} / \partial I_c > 0$$




Increase in  $C_{cb}$  is due to both

- base pushout into collector
- and modulation of  $\tau_b$  by  $V_{cb}$


# Emitter-Base Junction Effects

## Space-charge storage



*need thin layer to avoid substantial charge storage delays*


## Voltage drops in depletion region



$$\frac{\partial E_{fn}(x)}{\partial x} = \frac{-J}{q\mu_n n(x)}$$

*need thin layer & high electron density*

## Electron degeneracy contributes 1 Ω-μm² equivalent series resistance



## Highly degenerate limit

$$J = \frac{qm^*(E_f - E_c)^2}{2\pi^2 \hbar^3}$$


$$= \left(130 \frac{\text{mA}}{\mu\text{m}^2}\right) \left(\frac{E_f - E_c}{0.1 \text{ eV}}\right)^2$$

for InP emitter ( $m^*/m_0 = 0.08$ ).

# RC parasitics


# Simple Device Physics: Resistance

*bulk resistance*




$$R = \frac{\rho_{bulk} \cdot T}{A}$$

*contact resistance -perpendicular*



$$R = \frac{\rho_{contact}}{A}$$



*contact resistance - parallel*



$$R = \frac{\rho_{contact}}{A} + \rho_{sheet} \cdot \frac{W'}{3L}$$

Good approximation for contact widths less than 2 transfer lengths.



# HBT RC Parasitics



**base contact width  
< 2 transfer lengths  
→ simple analysis**

**Limiting case of  
Pulfrey / Vaidyanathan  
 $f_{max}$  model.**

# HBT RC Parasitics



$$R_{ex} = \rho_{contact,emitter} / A_{emitter}$$

$$R_{spread} = \rho_s W_e / 12 L_E$$

$$R_{gap} = \rho_s W_{gap} / 4 L_E$$

$$R_{spread,contact} = \rho_s W_{bc} / 6 L_E$$

$$R_{contact} = \rho_{contact,base} W_{bc} / A_{base\_contacts}$$

$$C_{cb,e} = \epsilon A_{emitter} / T_c$$

$$C_{cb,gap} = \epsilon A_{gap} / T_c$$

$$C_{cb,contact} = \epsilon A_{base\_contacts} / T_c$$


# Base-Collector Time Constant & Fmax.

$$f_{\max} \cong \sqrt{\frac{f_{\tau}}{8\pi R_{bb} C_{cbi}}} \text{ where}$$

$$\tau_{cb} = R_{bb} C_{cbi} = C_{cb,contact} R_{contact}$$

$$+ C_{cb,gap} (R_{contact} + R_{spread,contact} + R_{gap} / 2)$$



$$+ C_{cb,e} (R_{contact} + R_{spread,contact} + R_{gap} + R_{spread})$$



# Relationship to Equivalent Circuit Model

$$C_{cbx} + C_{cbi} = C_{cb,e} + C_{cb,gap} + C_{cb,contact}$$

$$R_{bb} = R_{spread} + R_{gap} + R_{contact,spread} + R_{contact}$$



$$R_{bb} C_{cbi} = C_{cb,contact} R_{contact} + C_{cb,gap} (R_{contact} + R_{spread,contact} + R_{gap} / 2) + C_{cb,e} (R_{contact} + R_{spread,contact} + R_{gap} + R_{spread})$$


**Device Design**

**Device Scaling**

# Simple Device Physics: Thermal Resistance

## Exact

Carslaw & Jaeger 1959



$$R_{th} = \frac{1}{\pi K_{th} L} \sinh^{-1} \left( \frac{L}{W} \right) + \frac{1}{\pi K_{th} W} \sinh^{-1} \left( \frac{W}{L} \right)$$

## Long, Narrow Stripe

HBT Emitter, FET Gate

$$R_{th} \cong \underbrace{\frac{1}{\pi K_{th} L} \ln \left( \frac{L}{W} \right)}_{\substack{\text{cylindrical heat flow} \\ \text{near junction}}} + \underbrace{\frac{1}{\pi K_{th} L}}_{\substack{\text{spherical heat flow} \\ \text{far from junction}}}$$

## Square (L by L)

IC on heat sink

$$R_{th} \cong \underbrace{\frac{1}{4 K_{th} L}}_{\substack{\text{planar heat flow} \\ \text{near surface}}} + \underbrace{\frac{1}{\pi K_{th} L}}_{\substack{\text{spherical heat flow} \\ \text{far from surface}}}$$

# Bipolar Transistor Design


---

$$\tau_b \approx T_b^2 / 2D_n$$

$$\tau_c = T_c / 2v_{sat}$$

$$C_{cb} = \epsilon A_c / T_c$$

$$I_{c,max} \propto v_{sat} A_e (V_{ce,operating} + V_{ce,punch-through}) / T_c^2$$



$$\Delta T \propto \frac{P}{L_E} \left[ 1 + \ln \left( \frac{L_E}{W_e} \right) \right]$$

$$R_{ex} = \rho_{contact} / A_e$$

$$R_{bb} = \rho_{sheet} \left( \frac{W_e}{12L_e} + \frac{W_{bc}}{6L_e} \right) + \frac{\rho_{contact}}{A_{contacts}}$$


# Bipolar Transistor Design: Scaling

$$\tau_b \approx T_b^2 / 2D_n$$

$$\tau_c = T_c / 2v_{sat}$$

$$C_{cb} = \epsilon A_c / T_c$$

$$I_{c,max} \propto v_{sat} A_e (V_{ce,operating} + V_{ce,punch-through}) / T_c^2$$




(emitter length  $L_E$ )

$$\Delta T \propto \frac{P}{L_E} \left[ 1 + \ln \left( \frac{L_e}{W_e} \right) \right]$$

$$R_{ex} = \rho_{contact} / A_e$$

$$R_{bb} = \rho_{sheet} \left( \frac{W_e}{12L_e} + \frac{W_{bc}}{6L_e} \right) + \frac{\rho_{contact}}{A_{contacts}}$$

# Bipolar Transistor Scaling Laws



*Changes required to double transistor bandwidth:*


(emitter length  $L_E$ )

parameter	change
collector depletion layer thickness	decrease 2:1
base thickness	decrease 1.414:1
emitter junction width	decrease 4:1
collector junction width	decrease 4:1
emitter contact resistance	decrease 4:1
current density	increase 4:1
base contact resistivity	decrease 4:1



***Linewidths scale as the inverse square of bandwidth because thermal constraints dominate.***

# Thermal Resistance Scaling : Transistor, Substrate, Package

cylindrical heat flow near junction	spherical flow for $r > L_e$	planar flow for $r > D_{HBT} / 2$
$\Delta T_{\text{substrate}} \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{InP}} \left(\frac{1}{L_E} - \frac{1}{D}\right) + \frac{P}{K_{InP}} \cdot \left(\frac{T_{sub} - D/2}{D^2}\right)$		
increases logarithmically	insignificant variation	increases quadratically if $T_{sub}$ is constant




$$\Delta T_{\text{package}} \cong \left(\frac{1}{4} + \frac{1}{\pi}\right) \frac{P_{\text{chip}}}{K_{Cu} W_{\text{chip}}}$$




Wiring lengths scale as  $1/\text{bandwidth}$ .  
Power density, scales as  $(\text{bandwidth})^2$ .

# Thermal Resistance Scaling : Transistor, Substrate, Package

cylindrical heat flow near junction	spherical flow for $r > L_e$	planar flow for $r > D_{HBT} / 2$
$\Delta T_{\text{substrate}} \cong \frac{P}{\pi K_{InP} L_E} \ln\left(\frac{L_e}{W_e}\right) + \frac{P}{\pi K_{InP}} \left(\frac{1}{L_E} - \frac{1}{D}\right) + \frac{P}{K_{InP}} \cdot \left(\frac{T_{sub} - D/2}{D^2}\right)$		
increases logarithmically	insignificant variation	increases quadratically if $T_{sub}$ is constant




$$\Delta T_{\text{package}} \cong \left(\frac{1}{4} + \frac{1}{\pi}\right) \frac{P_{\text{chip}}}{K_{Cu} W_{\text{chip}}}$$



$$T_{sub} = 40 \mu\text{m} \cdot (150 \text{ GHz} / f_{\text{clock}})$$

junction temperature rise, Kelvin


**Probable best solution:**  
**Thermal Vias ~500 nm below InP subcollector**  
**...over full active IC area.**



(bandwidth)<sup>2</sup>.

# InP Bipolar Transistor Scaling Roadmap

	industry	university →industry	university 2007-8	appears feasible	maybe
emitter	512 16	256 8	128 4	64 2	32 nm width $1 \Omega \cdot \mu\text{m}^2$ access $\rho$
base	300 20	175 10	120 5	60 2.5	30 nm contact width, $1.25 \Omega \cdot \mu\text{m}^2$ contact $\rho$
collector	150 4.5 4.9	106 9 4	75 18 3.3	53 36 2.75	37.5 nm thick, $72 \text{ mA}/\mu\text{m}^2$ current density 2-2.5 V, breakdown
$f_\tau$	370	520	730	1000	1400 GHz
$f_{\text{max}}$	490	850	1300	2000	2800 GHz
power amplifiers	245	430	660	1000	1400 GHz
digital 2:1 divider	150	240	330	480	660 GHz



# Can we make a 1 THz SiGe Bipolar Transistor ?

## Simple physics clearly drives scaling

transit times,  $C_{cb}/I_c$

→ thinner layers, higher current density

high power density → narrow junctions

small junctions → low resistance contacts


## Key challenge: Breakdown

15 nm collector → very low breakdown

(also need better Ohmic contacts)

	InP	SiGe	
<u>emitter</u>	64	18	nm width
	2	<b>1.2</b>	$\Omega \cdot \mu\text{m}^2$ access $\rho$
<u>base</u>	64	56	nm contact width,
	2.5	<b>1.4</b>	$\Omega \cdot \mu\text{m}^2$ contact $\rho$
<u>collector</u>	53	<b>15</b>	nm thick
	36	125	mA/ $\mu\text{m}^2$
	2.75	<b>???</b>	V, breakdown
$f_\tau$	1000	1000	GHz
$f_{\text{max}}$	2000	2000	GHz
PAs	1000	1000	GHz
digital	480	480	GHz
(2:1 static divider metric)			
Assumes collector junction 3:1 wider than emitter.			
Assumes SiGe contacts 2:1 wider than junctions			

# HBT Design For Digital & Mixed-Signal Performance



**from charge-control analysis:**

$$T_{gate} \approx (\Delta V_L / I_C)(C_{je} + 6C_{cbx} + 6C_{cbi}) + \tau_f$$

$$+ (kT / qI_C)(0.5C_{je} + C_{cbx} + C_{cbi} + 0.5\tau_f I_C / \Delta V_L)$$


$$+ R_{ex}(0.5C_{cbx} + 0.5C_{cbi} + 0.5\tau_f I_C / \Delta V_L)$$

$$+ R_{bb}(0.5C_{je} + C_{cbi} + 0.5\tau_f I_C / \Delta V_L).$$

Parameter	scaling law	Gen. 3 (256 nm)	Gen. 4 (128 nm)	Gen 5 (64 nm)	Gen 5 (32 nm)
MS-DFD speed	$\gamma^1$	240 GHz	330 GHz	480 GHz	660 GHz
Amplifier center frequency	$\gamma^1$	430 GHz	660 GHz	1.0 THz	1.4 THz
Emitter Width	$1/\gamma^2$	256 nm	128 nm	64 nm	32 nm
Resistivity	$1/\gamma^2$	8 $\Omega\text{-}\mu\text{m}^2$	4 $\Omega\text{-}\mu\text{m}^2$	2 $\Omega\text{-}\mu\text{m}^2$	1 $\Omega\text{-}\mu\text{m}^2$
Base Thickness	$1/\gamma^{1/2}$	250 Å	212 Å	180 Å	180 Å
Contact width	$1/\gamma^2$	175 nm	120 nm	60 nm	30 nm
Doping	$\gamma^0$	7 $10^{19}$ /cm <sup>2</sup>	7 $10^{19}$ /cm <sup>2</sup>	7 $10^{19}$ /cm <sup>2</sup>	7 $10^{19}$ /cm <sup>2</sup>
Sheet resistance	$\gamma^{-1/2}$	600 $\Omega$	708 $\Omega$	830 $\Omega$	990 $\Omega$
Contact $\rho$	$1/\gamma^2$	10 $\Omega\text{-}\mu\text{m}^2$	5 $\Omega\text{-}\mu\text{m}^2$	2.5 $\Omega\text{-}\mu\text{m}^2$	1.25 $\Omega\text{-}\mu\text{m}^2$
Collector Width	$1/\gamma^2$	600 nm	360 nm	180 nm	90 nm
Thickness	$1/\gamma$	106 nm	75 nm	53 nm	37.5 nm
Current Density	$\gamma^2$	9 mA/ $\mu\text{m}^2$	18 mA/ $\mu\text{m}^2$	36 mA/ $\mu\text{m}^2$	72 mA/ $\mu\text{m}^2$
$A_{collector}/A_{emitter}$	$\gamma^0$	2.4	2.9	2.8	2.8
$f_c$	$\gamma^1$	520 GHz	730 GHz	1.0 THz	1.4 THz
$f_{max}$	$\gamma^1$	850 GHz	1.30 THz	2.0 THz	2.8 THz
$V_{BR,CBO}$		4.0 V	3.3 V	2.75 V	?
$\Delta T$		50 K	61 K	72K	83 K
$I_E / L_E$	$\gamma^0$	2.3 mA/ $\mu\text{m}$	2.3 mA/ $\mu\text{m}$	2.3 mA/ $\mu\text{m}$	2.3 mA/ $\mu\text{m}$
$\tau_f$	$1/\gamma$	240 fs	180 fs	130 fs	95 fs
$C_{cb} / I_c$	$1/\gamma$	280 fs/V	240 fs/V	170 fs/V	120 fs/V
$C_{cb} \Delta V_{logic} / I_c$	$1/\gamma$	85 fs	74 fs	52 fs	36 fs
$R_{bb} / (\Delta V_{logic} / I_c)$	$\gamma^0$	0.47	0.34	0.26	0.23
$C_{je} (\Delta V_{logic} / I_c)$	$1/\gamma^{3/2}$	180 fs	94 fs	50 fs	33 fs
$R_{ex} / (\Delta V_{logic} / I_c)$	$\gamma^0$	0.24	0.24	0.24	0.24
670 GHz gain	--	--	4.3 dB	8.7 dB	12.8 dB
670 GHz Fmin	--	--	7.4 dB	5 dB	3.8 dB
1030 GHz gain	--	--	--	4.9 dB	7.9 dB
1030 GHz Fmin	--	--	--	7.3 dB	5.0 dB

# InP HBT: Status

# InP DHBTs: September 2008



- Teledyne DBHT
- ▼ UIUC DHBT
- ◻ NTT DBHT
- ETHZ DHBT
- ▲ UIUC SHBT
- UCSB DHBT
- ◻ NGST DHBT
- ◻ HRL DHBT
- ▲ IBM SiGe
- ▼ Vitesse DHBT

**popular metrics :**

- $f_\tau$  or  $f_{max}$  alone
- $(f_\tau + f_{max}) / 2$
- $\sqrt{f_\tau f_{max}}$
- $(1/f_\tau + 1/f_{max})^{-1}$


**much better metrics :**

- power amplifiers :
  - PAE, associated gain,
  - mW/ $\mu m$
- low noise amplifiers :
  - $F_{min}$ , associated gain,
- digital :
  - $f_{clock}$ , hence
  - $(C_{cb} \Delta V / I_c)$ ,
  - $(R_{ex} I_c / \Delta V)$ ,
  - $(R_{bb} I_c / \Delta V)$ ,
  - $(\tau_b + \tau_c)$


# 512 nm InP DHBT

Laboratory  
Technology

500 nm mesa HBT




150 GHz M/S latches



UCSB / Teledyne / GCS

175 GHz amplifiers




UCSB

Production

(Teledyne)


500 nm sidewall HBT



Teledyne

$$f_{\tau} = 405 \text{ GHz}$$
$$f_{\max} = 392 \text{ GHz}$$
$$V_{br, ceo} = 4 \text{ V}$$


DDS IC: 4500 HBTs



Teledyne / BAE

20 GHz clock

20-40 GHz op-amps






Teledyne / UCSB


53-56 dBm OIP3 @ 2 GHz  
with 1 W dissipation

Z. Griffith  
M. Urteaga  
P. Rowell  
D. Pierson  
B. Brar  
V. Paidi

# 256 nm Generation InP DHBT





**324 GHz Amplifier**





**200 GHz master-slave latch design**

Z. Griffith, E. Lind  
J. Hacker, M. Jones



## 150 nm thick collector



## 70 nm thick collector



## 60 nm thick collector





# 324 GHz Medium Power Amplifiers in 256 nm HBT

ICs designed by Jon Hacker / Teledyne

Teledyne 256 nm process flow-

Hacker et al, 2008 IEEE MTT-S

~2 mW saturated output power





**128 / 64 / 32 nm**  
**HBT Technologies**



# Conventional ex-situ contacts are a mess

THz transistor bandwidths: very low-resistivity contacts are required

*textbook contact*



*with surface oxide*



*with metal penetration*



*Interface barrier → resistance*

*Further intermixing during high-current operation → degradation*

# Improvements in Ohmic Contacts

*128 nm generation requires ~ 4  $\Omega$  -  $\mu\text{m}^2$  emitter & base resistivities*

*64 nm generation requires ~ 2  $\Omega$  -  $\mu\text{m}^2$*

## **Contacts to N-InGaAs\*:**

<b>Mo</b>	<b>MBE in-situ</b>	<b>2.2 (+/- 0.5) <math>\Omega</math> - <math>\mu\text{m}^2</math></b>
<b>TiW</b>	<b>ex-situ / NH4 pre-clean</b>	<b>~2.2 <math>\Omega</math> - <math>\mu\text{m}^2</math></b>
	<b>variable between process runs</b>	

## **Contacts to P-InGaAs:**

<b>Mo</b>	<b>MBE in-situ</b>	<b>below 2.5 <math>\Omega</math> - <math>\mu\text{m}^2</math></b>
<b>Pd/Ti...</b>	<b>ex-situ</b>	<b>~4 <math>\Omega</math> - <math>\mu\text{m}^2</math></b>
<b>...far better contacts coming...</b>		


*\*measured emitter resistance remains higher than that of contacts.*

# Mo Emitter Contacts: Robust Integration into Process Flow


## Proposed Process Integration:

M. Wistey  
A. Barakshar  
U. Singiseti  
V. Jain


*MBE growth  
and Mo  
deposition*



*store wafer  
as long as  
desired*



*build HBTs*





# Process Must Change Greatly for 128 / 64 / 32 nm Nodes

*control undercut*  
→ *thinner emitter*


*thinner emitter*  
→ *thinner base metal*

*thinner base metal*  
→ *excess base metal resistance*




## Undercutting of emitter ends





*{101}A planes: fast*



*{111}A planes: slow*






# 128 nm Emitter Process: Dry Etched Metal & Semiconductor



**results @ c.a. 200 nm emitter metal width**


# Planarization E/B Processes for 64 & 32 nm



# III-V FET Scaling


# Simple FET Scaling

Goal double transistor bandwidth when used in any circuit  
 → reduce 2:1 all capacitances and all transport delays  
 → keep constant all resistances, voltages, currents



# FET scaling: Output Conductance & DIBL

( $C_{gs}$  expression neglects D.O.S. effects)



$$C_{gs} \sim \epsilon W_g L_g / T_{ox}$$


$$C_{d-ch} \sim \epsilon W_g$$

$$I_d = Q / \tau \quad \text{where} \quad \delta Q = C_{gs} \delta V_{gs} + C_{d-ch} \delta V_{ds}$$

$\downarrow$  *transconductance*       $\downarrow$  *output conductance*

→ **Keep  $L_g / T_{ox}$  constant as we scale  $L_g$**

# FET Scaling Laws




*Changes required to double transistor bandwidth:*

parameter	change
gate length	decrease 2:1
gate dielectric capacitance density	increase 2:1
gate dielectric equivalent thickness	decrease 2:1
channel electron density	increase 2:1
source & drain contact resistance	decrease 4:1
current density (mA/ $\mu\text{m}$ )	increase 2:1

# III-V MOSFETs for VLSI

## What is it ?

**MOSFET with an InGaAs channel**



## Why do it ?

**low electron effective mass  $\rightarrow$  higher electron velocity**


**more current, less charge at a given insulator thickness & gate length**

**very low access resistance**

## What are the problems ?

**low electron effective mass  $\rightarrow$  constraints on scaling !**


**must grow high-K on InGaAs, must grow InGaAs on Si**



**Our focus today is III-V FET scaling generally**

# Low Effective Mass Impairs Vertical Scaling

Shallow electron distribution needed for high  $g_m / G_{ds}$  ratio.




Energy of  $L^{\text{th}}$  well state  $\propto L^2 / m^* T_{\text{well}}^2$ .

For thin wells,

only 1st state can be populated.

For very thin wells,

1st state approaches L-valley.



Only one vertical state in well.

Minimum  $\sim 5$  nm well thickness.

→ constrains gate length scaling.

# Density-Of-States Capacitance

$$E_f - E_{well} = n_s / (nm^* / \pi \hbar^2)$$


(bidirectional motion)

↓

$$V_f - V_{well} = \rho_s / c_{dos}$$

where  $c_{dos} = q^2 nm^* / \pi \hbar^2$

and  $n$  is the # of band minima



Two implications:

- With  $N_s > 10^{13}/\text{cm}^2$ , electrons populate satellite valleys


Fischetti et al, IEDM2007

- Transconductance limited by finite state density

Solomon & Laux, IEDM2001



# Drive Current in the Ballistic & Degenerate Limits

$$J = \underline{K} \cdot \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1 \text{ V}} \right)^{3/2}, \quad \text{where } \underline{K} = \frac{n \cdot (m^*/m_o)^{1/2}}{\left( 1 + (c_{dos,o} / c_{ox}) \cdot n \cdot (m^*/m_o) \right)^{3/2}}$$




# HEMT Scaling Challenge: Low Gate Barrier


Gate barrier is low:  $\sim 0.6$  eV



Tunneling through barrier  
 → sets minimum thickness




Emission over barrier  
 → limits 2D carrier density




At  $N_s = 10^{13} / \text{cm}^2$ ,  $(E_f - E_c) \sim 0.6$  eV

# HEMT Scaling Challenge: High Access Resistance


Gate barrier also lies under source / drain contacts



low leakage:  
need high barrier under gate



low resistance:  
need low barrier under contacts



# THz III-V FET Scaling: What Must Be Done

*As gate length is reduced...*

*channel thickness  
should be reduced...*


*barrier thickness  
should be reduced...*

*target  $g_m/W_g$  and  $I_d/W_g$   
should be increased...*

*source and drain access resistivity should be reduced...*

*We face serious difficulties in doing these.*


## FET Scaling Laws



Changes required to double transistor bandwidth:

parameter	change
gate length	decrease 2:1
gate dielectric capacitance density	increase 2:1
gate dielectric equivalent thickness	decrease 2:1
channel electron density	increase 2:1
source & drain contact resistance	decrease 4:1
current density (mA/ $\mu\text{m}$ )	increase 2:1


# A MOSFET Might Scale Better than a HEMT




# Interconnects

# Coplanar Waveguide


No ground vias  
No need (???) to thin substrate




Hard to ground IC to package



Parasitic microstrip mode




ground plane breaks → loss of ground integrity



Parasitic slot mode


substrate mode coupling or substrate losses




III-V: semi-insulating substrate → substrate mode coupling

Silicon conducting substrate → substrate conductivity losses


Repairing ground plane with ground straps is effective only in simple ICs  
In more complex CPW ICs, ground plane rapidly vanishes  
→ common-lead inductance → strong circuit-circuit coupling



40 Gb/s differential TWA modulator driver  
note CPW lines, fragmented ground plane



35 GHz master-slave latch in CPW  
note fragmented ground plane



175 GHz tuned amplifier in CPW  
note fragmented ground plane

poor ground integrity



loss of impedance control



ground bounce



coupling, EMI, oscillation




# Classic Substrate Microstrip

**Thick Substrate**  
→ low skin loss




$$\alpha_{skin} \propto \frac{1}{\epsilon_r^{1/2} H}$$




**Zero ground inductance in package**



**No ground plane breaks in IC**




**High via inductance**




12 pH for 100 μm substrate -- 7.5 Ω @ 100 GHz

**TM substrate mode coupling**




Strong coupling when substrate approaches ~λ<sub>g</sub>/4 thickness

**lines must be widely spaced**



Line spacings must be ~3\*(substrate thickness)

**ground vias must be widely spaced**



**all factors require very thin substrates for >100 GHz ICs**  
→ lapping to ~50 μm substrate thickness typical for 100+ GHz

# III-V MIMIC Interconnects -- Thin-Film Microstrip

narrow line spacing → IC density



no substrate radiation, no substrate losses



fewer breaks in ground plane than CPW



... but ground breaks at device placements





still have problem with package grounding



...need to flip-chip bond


thin dielectrics → narrow lines

- high line losses
- low current capability
- no high- $Z_o$  lines



InP mm-wave PA (Rockwell)

$$Z_o \sim \frac{\eta_o}{\epsilon_r^{1/2}} \left( \frac{H}{W + H} \right)$$



# III-V MIMIC Interconnects -- Inverted Thin-Film Microstrip

narrow line spacing → IC density



Some substrate radiation / substrate losses



No breaks in ground plane



... no ground breaks at device placements





still have problem with package grounding





...need to flip-chip bond

thin dielectrics → narrow lines


- high line losses
- low current capability
- no high- $Z_0$  lines




InP 150 GHz master-slave latch




InP 8 GHz clock rate delta-sigma ADC




# No clean ground return ? → interconnects can't be modeled !



*35 GHz static divider  
interconnects have no clear local ground return  
interconnect inductance is non-local  
interconnect inductance has no compact model*



*8 GHz clock-rate delta-sigma ADC  
thin-film microstrip wiring  
every interconnect can be modeled as microstrip  
some interconnects are terminated in their  $Z_0$   
some interconnects are not terminated  
...but ALL are precisely modeled*



*InP 8 GHz clock rate delta-sigma ADC*

# VLSI Interconnects with Ground Integrity & Controlled $Z_0$

narrow line spacing  $\rightarrow$  IC density



no substrate radiation, no substrate losses



negligible breaks in ground plane



negligible ground breaks @ device placements




still have problem with package grounding



...need to flip-chip bond

thin dielectrics  $\rightarrow$  narrow lines

- $\rightarrow$  high line losses
- $\rightarrow$  low current capability
- $\rightarrow$  no high- $Z_0$  lines



# Conclusions

# **Few-THz Transistors**

---

**Few-THz InP Bipolar Transistors: can it be done ?**

**Scaling limits: contact resistivities, device and IC thermal resistances.**

**62 nm (1 THz  $f_{\tau}$ , 1.5 THz  $f_{max}$ ) scaling generation is feasible.**

**700 GHz amplifiers, 450 GHz digital logic**

**Is the 32 nm (1 THz amplifiers) generation feasible ?**

**Few-THz InP Field-Effect Transistors: can it be done?**

**challenges are gate barrier, vertical scaling,  
source/drain access resistance, increased gm and drive current.**

**2DEG carrier concentrations must increase.**

**S/D regrowth offers a path to lower access resistance.**

**Solutions needed for gate barrier: maybe even MOSFET ?**

# What Would We Do With Them ?

