

THz Bipolar Transistors: Design and Process Technologies


Mark Rodwell
University of California, Santa Barbara

*E. Lobisser, V. Jain, A. Baraskar, M. Seo, B. J. Thibeault,
University of California, Santa Barbara*

*M. Seo, Z. Griffith, J. Hacker, M. Urteaga, Richard Pierson, B. Brar
Teledyne Scientific Company*


Why THz Transistors ?

Why Build THz Transistors ?




Why Bipolars for Fast Analog Applications ?


digital frequency synthesis



*mm-wave
phased arrays*



jammer on chip




high resolution ADCs and DACs for 2-20, 38 GHz

CMOS does not serve all ICs


low analog gain

low analog precision


low breakdown voltage



*high C_{ds}/C_{gs} , high C_{gd}/C_{gs}
→ less bandwidth
than f_τ suggests*




*BJTs, particularly InP,
have high breakdown*




How to Make THz Transistors

Changes required to double transistor bandwidth



HBT parameter	change
emitter & collector junction widths	decrease 4:1
current density ($\text{mA}/\mu\text{m}^2$)	increase 4:1
current density ($\text{mA}/\mu\text{m}$)	constant
collector depletion thickness	decrease 2:1
base thickness	decrease 1.4:1
emitter & base contact resistivities	decrease 4:1

nearly constant junction temperature → linewidths vary as $(1 / \text{bandwidth})^2$




FET parameter	change
gate length	decrease 2:1
current density ($\text{mA}/\mu\text{m}$), g_m ($\text{mS}/\mu\text{m}$)	increase 2:1
channel 2DEG electron density	increase 2:1
gate-channel capacitance density	increase 2:1
dielectric equivalent thickness	decrease 2:1
channel thickness	decrease 2:1
channel density of states	increase 2:1
source & drain contact resistivities	decrease 4:1

constant voltage, constant velocity scaling


fringing capacitance does not scale → linewidths scale as $(1 / \text{bandwidth})$

256 nm Generation InP HBT


340 GHz dynamic frequency divider





340 GHz VCO M. Seo, UCSB/TSC





324 GHz amplifier J. Hacker, TSC





150 nm thick collector



70 nm thick collector




60 nm thick collector



InP Bipolar Transistor Scaling Roadmap


emitter	512 16	256 8	128 4	64 2	32 nm width $1 \Omega \cdot \mu\text{m}^2$ access ρ
base	300 20	175 10	120 5	60 2.5	30 nm contact width, $1.25 \Omega \cdot \mu\text{m}^2$ contact ρ
collector	150 4.5 4.9	106 9 4	75 18 3.3	53 36 2.75	37.5 nm thick, 72 mA/ μm^2 current density 2-2.5 V, breakdown
f_τ	370	520	730	1000	1400 GHz
f_{\max}	490	850	1300	2000	2800 GHz
power amplifiers	245	430	660	1000	1400 GHz
digital 2:1 divider	150	240	330	480	660 GHz





Conventional ex-situ contacts are a mess

THz transistor bandwidths: very low-resistivity contacts are required

textbook contact



with surface oxide





with metal penetration




Interface barrier → resistance

Further intermixing during high-current operation → degradation

In-Situ Refractory Ohmics on Regrown N-InGaAs




In-situ emitter contacts good enough for 64 nm node




TEM by Dr. J. Cagnon, Stemmer Group, UCSB

Process Must Change Greatly for 128 / 64 / 32 nm Nodes





*thinner base metal
→ excess base metal resistance*



Undercutting of emitter ends

{101}A planes: fast



128 / 64 nm process: Dry-Etched Emitter Metal


In-situ MBE emitter contacts:

refractory → high J
low contact ρ : $\sim 0.7 \Omega\text{-}\mu\text{m}^2$



Refractory emitter contact
dry-etched → nm resolution
refractory → high current

Wet/dry etched emitter
dry-etched → nm resolution





conventional base liftoff
high penetration → thick bases
moderate contact $\rho \sim 4\Omega\text{-}\mu\text{m}^2$
yield issues ?



0 | 2 μm
5 49 J1: Front End before BCB



Dry-Etched W/TiW Emitter Contact Process



Sputtered
W/ Ti_{0.1}W_{0.9}
process

Vertical ICP
etch profile

Low-stress film

Good adhesion
between layers

Refractory
Metals


W/TiW bilayer:
stress and
etch bias
compensation

V. Jain
E. Lobisser


Sub-100 nm devices: lifted-off base metal

V. Jain
E. Lobisser


After Sidewall Etch




Base Contact, Post and Mesa Etch



Device Isolation Etch




HBT before BCB processing







Sub-100 nm devices: lifted-off base metal

V. Jain
E. Lobisser



Sub-100 nm devices: lifted-off base metal

V. Jain
E. Lobisser



128 / 64 nm process: Sputtered Refractory Base

In-situ MBE emitter contacts:

refractory → high J
low contact ρ : $\sim 0.7 \Omega\text{-}\mu\text{m}^2$





Refractory emitter contact
dry-etched → nm resolution
refractory → high current

Wet/dry etched emitter

dry-etched → nm resolution


Refractory base contacts

low penetration → thin bases
low contact $\rho \sim 2.5 \Omega\text{-}\mu\text{m}^2$
self-aligned/ liftoff-free



In-Situ Refractory Ohmics on P-InGaAs


Metal Contact	$\rho_c (\Omega\text{-}\mu m^2)$	$\rho_h (\Omega\text{-}\mu m)$
In-situ Ir	1.0 ± 0.7	11.5 ± 3.3



In-situ base contacts good enough for 32 nm node
Remaining work: contacts on *processed* surfaces
contact thermal stability & reliability

A. Baraskar

Benefits of refractory base contacts





After 250°C anneal, Pd/Ti/Pd/Au diffuses 15nm into semiconductor
deposited Pd thickness: 2.5nm
base now 30 nm thick: observed to degrade with thinner bases

Refractory Mo contacts do not diffuse measurably





Refractory, non-diffusive metal contacts for thin base semiconductor

Sputtered Process for *in-situ* base contacts

- Blanket ex-situ *Pd/W* contacts
- Planarization and etch back
- Low contact resistivity
- Lift-off free and Au free base process
- Self-aligned process for thin emitters
- Enables *refractory, in-situ* base contacts




Sub-100 nm HBTs : planarized base contact



V. Jain
E. Lobisser


670 GHz Transceiver Simulations in 128 nm InP HBT

transmitter exciter




Simulations @ 670 GHz (128 nm HBT)


LNA: 9.5 dB Fmin at 670 GHz




PA: 9.1 dBm Pout at 670 GHz





receiver





3-layer thin-film THz interconnects
thick-substrate--> high-Q TMIC
thin -> high-density digital





VCO:
-50 dBc (1 Hz)
@ 100 Hz offset
at 620 GHz (phase 1)



Dynamic divider:
novel design,
simulates to 950 GHz



Mixer:
10.4 dB noise figure
11.9 dB gain





InP HBT Fundamental Oscillators to > 340 GHz

M. Seo UCSB
M. Rodwell UCSB
M. Urteaga TSC
TSC HBT Technology

Differential Topology, Cascode output buffer, ECL outputs

Fixed frequency and voltage controlled designs



InP HBT 331 GHz Dynamic Frequency Dividers


M. Seo UCSB
M. Rodwell UCSB
M. Urteaga TSC
Z. Griffith TSC
TSC HBT Technology

Topology: Double-balanced mixer with emitter follower feedback and resonant loading


Modified version of modern dynamic divider (H.M. Rein)

Inverted microstrip wiring


Design variations with input for external clock source and with integrated fixed frequency and voltage controlled oscillators for testing.



Output spectrum with 331.2 GHz clock input



Chip photograph




THz 240 GHz PA Design

T. Reed UCSB
M. Urteaga TSC
Z. Griffith TSC
TSC HBT Technology

Teledyne InP HBTs We=256nm, Tc=150nm




Two-finger design achieves S21 = 4.9dB @ 238GHz



m64
freq=231.0GHz
dB(S(2,1))=2.147

m65
freq=238.0GHz
dB(S(2,1))=4.919
Max

m67
freq=251.0GHz
dB(S(2,1))=1.970



THz Transistors

THz Integrated Circuits

Device scaling (Moore's Law) is not yet over.

Scaling → multi-THz transistors.


*Challenges in scaling:
contacts, dielectrics, heat*

*Multi-THz transistors:
for systems at very high frequencies
for better performance at moderate frequencies*



*Vast #s of THz transistors
complex systems
new applications.... imaging, radio, and more*

end


On-Wafer TRL Calibration Environment



0.5-67GHz Data: Lumped Pads, Off Wafer LRRM Cal.







Standard Off Wafer OSLT



THz Bipolar Transistors





Sub-100 nm devices: lifted-off base metal

V. Jain
E. Lobisser






Sub-100 nm devices: lifted-off base metal

V. Jain
E. Lobisser



2008 UCSB Dry-Etched Ti/TiW Emitter Process



Worked well @ 200 nm

**Low yield @ 128 nm:
stress → poor adhesion**

**Substantial revision
required**