



## InGaAs/InP DHBTs demonstrating simultaneous $f_t/f_{max} \sim 460/850$ GHz in a refractory emitter process

**Vibhor Jain**, Evan Lobisser, Ashish Baraskar, Brian J Thibeault,  
Mark Rodwell

ECE Department, University of California, Santa Barbara, CA 93106-9560

Miguel Urteaga

Teledyne Scientific & Imaging, Thousand Oaks, CA 91360


D Loubichev, A Snyder, Y Wu, J M Fastenau, W K Liu  
IQE Inc., 119 Technology Drive, Bethlehem, PA 18015

# Outline

---

- Need for high speed HBTs
- HBT Scaling Laws
- Fabrication
  - Challenges
  - Process Development
- DHBT
  - Epitaxial Design
  - Results
- Summary

# Why THz Transistors?



High gain at microwave frequencies → precision analog design, high resolution ADC & DAC, high performance receivers

# Bipolar transistor scaling laws


$$\frac{1}{2\pi f_\tau} = \tau_{tr} + RC$$

$$f_{\max} = \sqrt{\frac{f_\tau}{8\pi R_{bb,eff} C_{cb,eff}}}$$

To **double cutoff frequencies** of a mesa HBT, must:

Keep **constant** all **resistances** and **currents**

Reduce all **capacitances** and **transit delays** by 2



(emitter length  $L_e$ )

$$\tau_b \approx T_b^2 / 2D_n + T_b / v_{exit}$$

$$\tau_c = T_c / 2v_{sat}$$

$$C_{cb} = \epsilon A_c / T_c$$

$$I_{c,\max} \propto v_{eff} A_e (V_{cb} + \phi_{bi}) / T_c^2$$

$$R_{ex} = \rho_{\text{contact}} / A_e$$

$$R_{bb} = \rho_{\text{sheet}} \left( \frac{W_e}{12L_e} + \frac{W_{bc}}{6L_e} \right) + \frac{\rho_{\text{contact}}}{A_{\text{contacts}}}$$

**Epitaxial scaling**

**Lateral scaling**

**Ohmic contacts**

# Base Access Resistance

$$f_{\max} = \sqrt{\frac{f_\tau}{8\pi R_{bb} C_{cb}}}$$


$$R_{bb} = \rho_{sh,e} \cdot \frac{W_e}{12L_e} + \rho_{sh,bc} \cdot \frac{W_{bc}}{6L_e} + \rho_{sh,gap} \cdot \frac{W_{gap}}{2L_e} + \frac{\rho_{contact}}{A_{contacts}}$$

$$\rho_{sh,gap} \gg \rho_{sh,e}, \rho_{sh,bc}$$

- Surface Depletion
- Process Damage

→ Need for very small  $W_{gap}$

- Small undercut in InP emitter
- Self-aligned base contact





# Base-Emitter Short

Undercut in thick emitter semiconductor

Helps in Self Aligned Base Liftoff

InP Wet Etch



For controlled semiconductor undercut




→ Thin semiconductor

To prevent base – emitter short

→ Vertical emitter profile and line of sight metal deposition


→ Shadowing effect due to high emitter aspect ratio

# Composite Emitter Metal Stack




- W/TiW metal stack
- Low stress
- Refractory metal emitters
- Vertical dry etch profile



# Vertical Emitter



# Narrow Emitter Undercut



# Process flow




**Base and *collector*** formed via *lift off* and *wet etch*

**BCB** used to passivate and planarize devices

***Self-aligned process flow for DHBTs***

# Epitaxial Design

T(nm)	Material	Doping (cm <sup>-3</sup> )	Description
10	In <sub>0.53</sub> Ga <sub>0.47</sub> As	8·10 <sup>19</sup> : Si	Emitter Cap
20	InP	5·10 <sup>19</sup> : Si	Emitter
15	InP	2·10 <sup>18</sup> : Si	Emitter
30	InGaAs	9-5·10 <sup>19</sup> : C	Base
13.5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	5·10 <sup>16</sup> : Si	Setback
16.5	InGaAs / InAlAs	5·10 <sup>16</sup> : Si	B-C Grade
3	InP	3.6 · 10 <sup>18</sup> : Si	Pulse doping
67	InP	5·10 <sup>16</sup> : Si	Collector
7.5	InP	1·10 <sup>19</sup> : Si	Sub Collector
5	In <sub>0.53</sub> Ga <sub>0.47</sub> As	4·10 <sup>19</sup> : Si	Sub Collector
300	InP	2·10 <sup>19</sup> : Si	Sub Collector
Substrate	Si : InP		




$$V_{be} = 1 \text{ V}, V_{cb} = 0.7 \text{ V}, J_e = 24 \text{ mA}/\mu\text{m}^2$$

Thin emitter semiconductor

→ Enables wet etching

# Results - DC Measurements



$BV_{ceo} = 3.7 \text{ V} @ J_e = 10 \text{ kA/cm}^2$

$\beta = 20$

Base  $\rho_{sh} = 710 \Omega/\text{sq}$ ,  $\rho_c < 5 \Omega \cdot \mu\text{m}^2$


Collector  $\rho_{sh} = 15 \Omega/\text{sq}$ ,  $\rho_c = 22 \Omega \cdot \mu\text{m}^2$

Common emitter  $I-V$


@Peak  $f_\tau, f_{\max}$

$J_e = 19.4 \text{ mA}/\mu\text{m}^2$

$P = 32 \text{ mW}/\mu\text{m}^2$






# 1-67 GHz RF Data



*Single-pole fit* to obtain cut-off frequencies



# Parameter Extraction



$J_{kirk} = 23 \text{ mA}/\mu\text{m}^2 (@V_{cb} = 0.7 \text{ V})$

# Equivalent Circuit

$R_{ex} < 4 \Omega \cdot \mu m^2$



Hybrid- $\pi$  equivalent circuit from measured RF data


# TEM – Wide base mesa

---

High  $A_c / A_e$  ratio ( $>5$ )

High  $R_{ex} \cdot C_{cb}$  delay



Low  $f_\tau$



# Summary

---

- Demonstrated DHBTs with peak  $f_\tau / f_{\max} = 460/850$  GHz
- Small  $W_{gap}$  for reduced base access resistance → High  $f_{\max}$
- Narrow sidewalls, smaller base mesa and better base ohmics needed to enable higher bandwidth devices



---

# Thank You

## Questions?

This work was supported by the DARPA THETA program under HR0011-09-C-006.

A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415