DOI: 10.1143/APEX 4.091102

Al_2O_3 Growth on (100) $In_{0.53}Ga_{0.47}As$ Initiated by Cyclic Trimethylaluminum and Hydrogen Plasma Exposures

Andrew D. Carter, William J. Mitchell, Brian J. Thibeault, Jeremy J. M. Law, and Mark J. W. Rodwell*

Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106, U.S.A.

Received July 19, 2011; accepted July 30, 2011; published online August 17, 2011

The influence of hydrogen plasma treatment before atomic layer deposition of aluminum oxide on $In_{0.53}Ga_{0.47}As$ is investigated. Experiments on untreated, trimethylaluminum-treated, hydrogen-plasma treated, and iterative hydrogen plasma/trimethylaluminum-treated samples are compared in the context of interface trap density, D_{tt} . Through the conductance method, it was found that five cycles of two s, 20 mT, 100 W hydrogen plasma alternating with 40 msS of trimethylaluminum dose prior to dielectric growth resulted in a reduction of interface trap density (0.2 eV below the conduction band edge) from $4.6 \times 10^{12} \, \text{eV}^{-1} \, \text{cm}^{-2}$ for untreated samples to $1.7 \times 10^{12} \, \text{eV}^{-1} \, \text{cm}^{-2}$ for treated samples. © 2011 The Japan Society of Applied Physics

etal-oxide-semiconductor field-effect transistors (MOSFETs) with $In_xGa_{1-x}As$ channels are being investigated as an alternative to silicon FETs due to the potential for higher drive currents at the same equivalent oxide thickness. ¹⁻⁶ High on-state currents and low-off state currents will, however, only be obtained given adequately low source/drain access resistances, and adequately low trap densities, D_{it} , at the dielectric/semiconductor interface. ⁷⁾ Large trap densities both decrease the on-state drive current and degrade the subthreshold characteristics.

MOSFETs with III-V semiconductor channels were first reported in 1965;8) subsequent efforts to develop low-D_{it} dielectrics on GaAs include sulfur surface treatments,⁹⁾ GdGaO_x dielectrics, ¹⁰⁾ and in situ Al₂O₃ growth. ¹¹⁾ MOS capacitors (MOSCAPs) on In_{0.53}Ga_{0.47}As using amorphous arsenic caps to reduce surface oxygen exposure show smaller capacitance-voltage (CV) frequency dispersion than control samples exposed to air between semiconductor growth and dielectric deposition; data analyses by the Terman and conductance methods indicate improved surface Fermi level movement. 12,13) Given such capping, no intermediate transistor fabrication process steps can be performed between channel semiconductor growth and gate dielectric deposition. This restricts the design of the transistor fabrication process flow. In particular, depositing the gate dielectric as one of the final transistor process steps reduces opportunities for inadvertent process damage to the gate dielectric. In this letter, we report measurements on In_{0.53}Ga_{0.47}As/Al₂O₃ MOSCAPs for alternative dielectric growth initiation treatments. MOSCAPs that had Al₂O₃ growth initiated by cyclic hydrogen plasma and trimethylaluminum (TMA) exposures show reduced Dit compared to samples that were not treated, as calculated by methods in ref. 14.

For MOSFET application in VLSI, $D_{\rm it}$ must be sufficiently small to not degrade the subthreshold swing (SS). In state-of-the-art silicon VLSI MOSFETs, ¹⁵⁾ the SS does not exceed 100 mV/decade. The SS of a planar long channel inversion mode MOSFET is:

$$SS = \ln(10) \cdot \frac{k_{\rm B}T}{q} \left(1 + \frac{C_{\rm dep} + C_{\rm it}}{C_{\rm ox}} \right), \tag{1}$$

where $k_{\rm B}$ is Boltzmann's constant, T is the temperature, $C_{\rm ox}$ is the effective oxide capacitance, taking into account the

gate dielectric capacitance and electron wave function depth, $C_{\rm dep}$ is the semiconductor depletion capacitance, and $C_{\rm it}=q^2D_{\rm it}$ is the interface state trap density capacitance. For quantum well accumulation mode III–V MOSFETs, $C_{\rm dep}\ll C_{\rm ox}$. Therefore, to degrade the SS by less than 10%, the $C_{\rm it}$ must be less than 10% of the effective oxide capacitance. For 1 nm effective oxide thickness (EOT) MOSFETs, $D_{\rm it}$ throughout the semiconductor band gap cannot be greater than $2.2\times 10^{12}\,{\rm eV^{-1}\,cm^{-2}}$.

For the treatment experiments, samples with 300 nm $1 \times 10^{17} \, \text{cm}^{-3} \, \text{Si-doped n-type In}_{0.53} \, \text{Ga}_{0.47} \, \text{As on} \, \sim 3 \times 10^{18}$ sulfur-doped n-type InP were grown by molecular beam epitaxy (MBE). Before Al₂O₃ deposition, samples were dipped for 10 s in 10:1 deionized H₂O: HCl to remove surface oxides. Samples were then immediately loaded into a commercial atomic layer deposition (ALD) reactor (Oxford Instruments FlexAL ALD). The base pressure of the reactor was approximately 10^{-6} Torr; the pressure was held at 0.2 Torr during the deposition. The substrate temperature was held constant at 300 °C. Prior to ALD Al₂O₃ film growth, four different treatments involving remote inductively coupled plasmas (ICP) on the initial InGaAs surface were investigated. Treatment A was the reference point in which the surface was not treated in the chamber prior to ALD oxide growth. Treatment B exposed the surface to five cycles of trimethylaluminum (during each cycle: TMA pulse for 40 ms, 5 s Ar purge, and 10 s H₂ gas stabilization step) as a probe of TMA half cycle reactions on the surface prior to growth. Treatment C exposed the surface to five cycles of hydrogen plasma (during each cycle: 20 mTorr H₂ pressure at 100 W ICP power for 2 s, 5 s Ar purge, and 10 s H₂ stabilization step) as a probe of in situ surface oxide removal prior to growth. Treatment D subjected the surface to five cycles of hydrogen plasma and TMA exposure (during each cycle: 20 mTorr H₂ pressure at 100 W ICP power for 2 s, TMA pulse for 40 ms, 5 s Ar purge, and 10 s H₂ stabilization step) in order to determine the effects of active hydrogen not only on the surface oxide removal but also on the quality of the initial Al interface layer prior to bulk Al₂O₃ growth. During each cycle of Al₂O₃ film growth, TMA was pulsed for 20 ms followed by a 7 s Ar purge, deionized H₂O was pulsed for 100 ms followed by a 7 s Ar purge, the reactor was pumped down for 7 s, and finally Ar was flowed at 0.2 Torr for 7 s. 50 such growth cycles were completed for all samples. Ex situ measurements using variable angle spectroscopic ellipsometry (J. A. Woollam M-2000DI) estimated

^{*}E-mail address: rodwell@ece.ucsb.edu




Fig. 1. Capacitance–voltage curves as a function of frequency for (a) the untreated sample, (b) the TMA-treated sample, (c) the hydrogen-plasma-treated sample, and (d) the hydrogen plasma and TMA-treated sample.

the nominal Al_2O_3 growth rate at 1.1 Å per cycle (5.5 nm total oxide thickness).

After oxide deposition, the samples were annealed at $400\,^{\circ}\mathrm{C}$ for 1 h in a rapid thermal annealer using $10\,\mathrm{L/min}$ forming gas flow at atmospheric pressure. In order to form MOSCAPs, 150- μ m-diameter, 100-nm-thick nickel gate electrodes were deposited by thermal evaporation on the Al_2O_3 side of the sample through a shadow mask. Thermal evaporation was chosen to avoid sample damage by exposure to X-ray photons or high kinetic energy ions associated with electron beam evaporators and sputter deposition plasmas. A back side ohmic contact was formed by blanket thermal evaporation of $10\,\mathrm{nm}$ Cr and $100\,\mathrm{nm}$ Au. Samples were then bonded to a gold-coated silicon carrier wafer with indium for subsequent measurements.

All electrical measurements used an Agilent 4294A impedance analyzer in a shielded dark box. The DC bias was swept from negative to positive voltages with a 50 mV RMS AC modulation signal. In order to accurately extract $C_{\rm ox}$, MOSCAPs using Treatment D (H₂/TMA cycles) on a sample material with different Al₂O₃ thicknesses were fabricated and measured at positive gate bias. From the variation of the measured capacitance with Al₂O₃ thickness, a dielectric constant of 8.7 ± 0.2 was determined.

Figures 1 and 2 show measurements of capacitance and conductance as a function of bias voltage and frequency. Samples having different surface preparations show clear differences in the capacitance dispersion in accumulation, in the false inversion capacitance peak, ¹⁴ in the rate of change of high-frequency capacitance with bias voltage, and in the conductance. Comparing accumulation capacitance at +2.75 V bias, the ratio of low-frequency (100 Hz) to high-frequency (1 MHz) capacitance is 1.17:1 for the untreated sample (Treatment A), 1.12:1 for TMA-only treatment




Fig. 2. Contour plots of normalized conductance, $G_{\rm p}/(\omega Aq)$, as a function of frequency and bias voltage for (a) the untreated sample, (b) the hydrogen-plasma-treated sample, and (c) the hydrogen plasma and TMA-treated sample.

(Treatment B), 1.2:1 for H_2 -only treatment (Treatment C), and 1.15:1 for H_2 /TMA surface treatment (Treatment D). Yuan *et al.* attribute the dispersion in accumulation to border traps near the oxide/semiconductor interface. ¹⁷⁾ Measurement of a peak in capacitance at biases below accumulation for n-type InGaAs samples is an indication of mid-gap D_{it} , not semiconductor surface inversion. ¹⁴⁾ This false inversion capacitance peak is strongest in the untreated and TMA-only treated samples [Treatments A and B, Figs. 1(a) and 1(b)], moderate with H_2 -only treatment [Treatment C, Fig. 1(c)], and smallest for H_2 /TMA surface treatment [Treatment D,




Fig. 3. Circuit model for the parallel conductance extraction.

Fig. 1(d)]. Another comparative measure of D_{it} is the rate of change of high-frequency capacitance with bias voltage called "stretch out". For the untreated and TMA-only treated samples (Treatments A and B), dC/dV=0.62 $\mu F \, cm^{-2} \, V^{-1}$, while for both the H₂ and H₂/TMA samples (Treatments C and D), $dC/dV\cong 0.9 \, \mu F \, cm^{-2} \, V^{-1}$. For all four samples, there is no inversion response at negative bias. Furthermore, all samples fail to reach the minimum depletion capacitance ($\sim 0.15 \, \mu F/cm^2$ measured versus $0.11 \, \mu F/cm^2$ calculated via a Schrödinger–Poisson solver)¹⁹⁾ expected for this epitaxial design at strong negative biases.

Engel-Herbert *et al.* have demonstrated quantitative measurement of D_{it} from measurement of the variation of conductance with bias voltage and frequency;¹⁴⁾ Fig. 2 shows the normalized conductance–voltage maps for treatments A, C, and D. The parallel conductance G_p is derived from the circuit model of Fig. 3 and is expressed as

$$G_{\rm p} = \frac{\omega^2 C_{\rm ox}^2 G_{\rm measure}}{G_{\rm measure}^2 + \omega^2 (C_{\rm ox} - C_{\rm measure})^2},$$
 (2)

where ω is the applied angular frequency, and C_{measure} and G_{measure} are the measured capacitance and conductance, respectively. Assuming Shockley-Read-Hall statistics for the traps, one can estimate the trap energy level below the conduction band edge from the applied measurement frequency:

$$\Delta E = \frac{k_{\rm B}T}{q} \cdot \ln\left(\frac{\sigma v_{\rm thermal} D_{\rm DOS}}{\omega}\right),\tag{3}$$

where σ is the capture cross section, v_{thermal} is the semi-conductor electron thermal velocity, and D_{DOS} is the three-dimensional effective conduction band density of states. The methods of Engel-Herbert *et al.* are used to determine D_{it} as a function of ΔE below the In_{0.53}Ga_{0.47}As conduction band, and are described in detail in refs. 14 and 20.

Figure 4 shows $D_{\rm it}$ as a function of ΔE below the In_{0.53}-Ga_{0.47}As conduction band. For In_{0.53}Ga_{0.47}As, we assume $\sigma = 1 \times 10^{-16} \, {\rm cm}^{-2}$, $v_{\rm thermal} = 5.6 \times 10^7 \, {\rm cm \, s}^{-1}$, and $D_{\rm DOS} = 2.2 \times 10^{17} \, {\rm cm}^{-3}$. 14) $D_{\rm it}$ extracted by this method is highest for the untreated and TMA-only treated samples (Treatments A and B), both having $4.6 \times 10^{12} \, {\rm eV}^{-1} \, {\rm cm}^{-2}$ at $0.2 \, {\rm eV}$ below $E_{\rm c}$. $D_{\rm it}$ is moderate at $2.5 \times 10^{12} \, {\rm eV}^{-1} \, {\rm cm}^{-2}$ with H₂-only treatment (Treatment C), and smallest at $1.7 \times 10^{12} \, {\rm eV}^{-1} \, {\rm cm}^{-2}$ for H₂/TMA surface treatment (Treatment D). Figure 4 does not include measurements where $C_{\rm it} > C_{\rm ox}$ since the conductance method is known to be inaccurate for this condition. 14) The conductance map trend is clear in indicating the efficacy of the hydrogen plasma treatments to the In_{0.53}Ga_{0.47}As/Al₂O₃ interface. It has been shown in the




Fig. 4. D_{it} as a function of energy level below the (100) $In_{0.53}Ga_{0.47}$ As conduction band edge for all three treatments.

literature that forming gas (5% $H_2/95\%$ N_2) annealing of Pt/high-k/InGaAs MOSCAPs improves the CV frequency dispersion and subsequently lowers the D_{it} extracted by the conductance method.¹⁴⁾ Preliminary data on H_2/TMA -treated samples using the forming gas annealing shows similar trends and will be the subject of a subsequent publication.

In conclusion, we have shown that is possible to reduce $D_{\rm it}$ using iterative exposures of hydrogen plasma and TMA before Al₂O₃ growth on air-exposed In_{0.53}Ga_{0.47}As MOSCAP structures. This treatment will provide flexibility as to when gate dielectric deposition occurs during the MOSFET process flow. Further work is needed to understand the precise passivation mechanism to further reduce the $D_{\rm it}$ to acceptable levels throughout the band gap.

Acknowledgments This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006). A portion of this work was performed in the UCSB nanofabrication facility, which is part of the NSF-funded NNIN network.

- 1) R. Chau et al.: IEEE Trans. Nanotechnol. 4 (2005) 153.
- 2) T. N. Theis and P. M. Solomon: Proc. IEEE 98 (2010) 2005.
- 3) Y. Q. Wu et al.: IEDM Tech. Dig., 2009, p. 13.2.1.
- 4) U. Singisetti et al.: IEEE Electron Device Lett. 30 (2009) 11.
- 5) M. Radosavljevic et al.: IEDM Tech. Dig., 2010, p. 6.1.1.
- 6) M. J. W. Rodwell et al.: Device Research Conf. (DRC), 2010, p. 149.
- S. M. Sze and K. K. Ng: *Physics of Semiconductor Devices* (Wiley, New York, 2007) 4th ed., p. 314.
- 8) H. Becke et al.: Solid-State Electron. 8 (1965) 813.
- 9) B. J. Skromme et al.: Appl. Phys. Lett. **51** (1987) 2022.
- 10) M. Passlack: J. Vac. Sci. Technol. B 23 (2005) 1773.
- 11) C. Cheng and E. A. Fitzgerald: Appl. Phys. Lett. 96 (2010) 202101.
- 12) Y. Hwang et al.: Appl. Phys. Lett. 98 (2011) 052911.
- 13) E. J. Kim et al.: Appl. Phys. Lett. 96 (2010) 012906.
- 14) R. Engel-Herbert *et al.*: J. Appl. Phys. **108** (2010) 124101.
- 15) P. Packan *et al.*: IEDM Tech. Dig., 2009, p. 1.
- 16) C. Chen et al.: J. Vac. Sci. Technol. B 16 (1998) 3354.
- 17) Y. Yuan et al.: IEEE Electron Device Lett. 32 (2011) 485.
- 18) E. H. Nicollian and J. R. Brews: MOS (Metal Oxide Semiconductor) Physics and Technology (Wiley, New York, 2002) Wiley Classics ed., p. 325.
- 19) Bandprof, Semiconductor Device Simulation Tool, Professor W. Frensley, University of Texas, Dallas.
- 20) H. Lin et al.: Microelectron. Eng. 86 (2009) 1554.