

High-Speed Track-and-Hold Circuit Design

Saeid Daneshgar, Prof. Mark Rodwell (UCSB)
Zach Griffith (Teledyne)



October 17th, 2012

Outline

- 250 nm InP HBT technology review
- Applications and Motivation
- Key design features and contributions
- Review of circuit design and layout
- Measurement results and comparison

TSC 250nm InP HBT Process

- Four metal interconnect stack
- Peak bandwidth of $f_{\max} = 700$ GHz & $f_t = 400$ GHz
- MIM caps of 0.3 fF/ μm^2
- Thin-film resistors 50 Ω /square




Representative cross-section of TSC250 IC technology. Drawing is not to scale.

Wideband Sample & Hold Applications

- **Sub-sampling applications:** automated test equipment (ATE), oscilloscope, jitter measurement ...

Slide courtesy
MJC Teledyne





- **Undersampling applications:** undersampling receivers

Direct conversion receiver:




- Problems such as DC offset, noise, distortion, I/Q mismatch, etc

Undersampling receiver:


- T/H replaces downconversion mixer
- Eliminates IF filter, IF gain stages, mixer and high frequency LO
- DC offset, IQ mismatch problem goes away
- Noise folding is a problem



Motivation: Sample & Hold vs Track & Hold




High Frequency Sampling Techniques




Diode bridge: [1]

- ☺ Wide bandwidth
- ☹ Linearity
- ☹ Dynamic Range



Switched Emitter Follower (SEF): [2]

- ☺ Good linearity
- ☺ Better dynamic range
- ☹ Stability issues with EF



Base-collector diode:

- ☺ Widest bandwidth
- ☺ Good linearity
- ☺ Highest dynamic range
- ☺ No stability issues
- ☺ Flat AC response

[1] J. C. Jensen and L. E. Larson, "A broadband 10-GHz track-and-hold in Si/SiGe HBT technology," IEEE JSSC, Mar. 2001.

[2] S. Shahramian, A. C. Carusone and S. P. Voinigescu, "Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18- μ m SiGe BiCMOS Technology," IEEE JSSC, Oct. 2006.

Key Design Features

Track & hold switch: base-collector diode

lower R_{on} , lower C_{off} than HBT e-b junction

minority carrier storage time approximately equal to base transit time

Common reports in the literature:

switch voltage swings set very small and fast,

but high IP3 only for $f_{\text{signal}} \ll f_{\text{Nyquist}}$


Real-world design requires:

switch voltages set for high IP3 with Nyquist-frequency input


Linearization of input buffer for high IP3

cubic feedforward path cancels


IM3 from differential pair



Input Buffer & TH Switch



Input Buffer & TH Switch





Nonlinearity Derivation - I

$$v_o(t) \approx \alpha_0 + \alpha_1 v_i(t) + \alpha_2 v_i^2(t) + \alpha_3 v_i^3(t), \quad (1)$$

$$v_i(t) = V_p \sin \omega t$$

$$HD_3 = \frac{1}{4} \frac{\alpha_3}{\alpha_1} V_p^2$$

$$\alpha_1 = \frac{v_o}{v_i} = \frac{-Z_L}{Z_L + r_{ex2} + 1/g_{m2}} \left[\frac{r_{ex2} + 1/g_{m2}}{R_{EE1} + 1/g_{m1}} + \frac{R_L}{R_{EE3} + 1/g_{m3}} \right] \quad (3)$$




[1] W. Sansen, "Distortion in Elementary Transistor Circuits," IEEE TCAS-II: Analog and Digital Signal Processing, vol. 46, no. 3, pp. 315-325, Mar 1999.

Nonlinearity Derivation-II



$$\left\{ \begin{aligned} \delta i_{c1} &= \frac{1/g_{m1}}{R_{EE1} + 1/g_{m1}} \delta v_i, \\ \delta i_{c3} &= \frac{1/g_{m3}}{R_{EE3} + 1/g_{m3}} \delta v_i, \\ \delta i_o &= \frac{-1}{Z_L + r_{ex2} + 1/g_{m2}} \left[\frac{r_{ex2} + 1/g_{m2}}{R_{EE1} + 1/g_{m1}} + \frac{R_L}{R_{EE3} + 1/g_{m3}} \right] \delta v_i, \end{aligned} \right. \quad (4)$$

$$\left\{ \begin{aligned} \delta i_{c2} &= \delta i_{c1} + \delta i_o. \\ \delta v_{be1} &= \left(\frac{V_T}{I_{DC1}} \right) \delta i_{c1} - \left(\frac{V_T}{2I_{DC1}^2} \right) \delta i_{c1}^2 + \left(\frac{V_T}{3I_{DC1}^3} \right) \delta i_{c1}^3 \quad \text{cubic terms } (\delta v_{be\textcircled{3}}) \\ \delta v_{be2} &= \left(\frac{V_T}{I_{DC2}} \right) \delta i_{c2} - \left(\frac{V_T}{2I_{DC2}^2} \right) \delta i_{c2}^2 + \left(\frac{V_T}{3I_{DC2}^3} \right) \delta i_{c2}^3 \\ \delta v_{be3} &= \left(\frac{V_T}{I_{DC3}} \right) \delta i_{c3} - \left(\frac{V_T}{2I_{DC3}^2} \right) \delta i_{c3}^2 + \left(\frac{V_T}{3I_{DC3}^3} \right) \delta i_{c3}^3 \end{aligned} \right. \quad (5)$$

$$\left\{ \begin{aligned} \delta v_{be1\textcircled{3}} &= \left(\frac{V_T}{3I_{DC1}^3} \right) \left(\frac{1/g_{m1}}{R_{EE1} + 1/g_{m1}} \right)^3 \delta v_i^3 \\ \delta v_{be2\textcircled{3}} &= \left(\frac{V_T}{3I_{DC2}^3} \right) \left[\frac{1/g_{m1}}{R_{EE1} + 1/g_{m1}} - \frac{1}{Z_L + r_{ex2} + 1/g_{m2}} \times \right. \\ &\quad \left. \left[\frac{r_{ex2} + 1/g_{m2}}{R_{EE1} + 1/g_{m1}} + \frac{R_L}{R_{EE3} + 1/g_{m3}} \right] \right]^3 \delta v_i^3 \\ \delta v_{be3\textcircled{3}} &= \left(\frac{V_T}{3I_{DC3}^3} \right) \left(\frac{1/g_{m3}}{R_{EE3} + 1/g_{m3}} \right)^3 \delta v_i^3 \end{aligned} \right. \quad (6)$$



Nonlinearity Derivation - III



$$R_{EE} = R_{EE1} = R_{EE2} = R_{EE3}$$

$$I_{DC1} = I_{DC}, \quad I_{DC2} = k_2 I_{DC}, \quad I_{DC3} = k_3 I_{DC},$$

$$g_{m1} = g_m, \quad g_{m2} = k_2 g_m, \quad g_{m3} = k_3 g_m.$$


$$\left[\frac{R_L}{+ 1/g_{m3}} \delta v_{be3} \right] \quad (8)$$

(9)

$$k_1 = k_2 = k_3 = 1, \quad R_{EE} = R_L + r_{ex2} + 1/g_m$$


$$IM_3 \approx \frac{-V_T^4 V_P^2}{4I_{DC}^6 R_{EE}^3 \left(r_{ex2} + \frac{1}{k_2 g_m} + \frac{R_L}{k_1} \right)} \times \left[\frac{R_{EE}}{k_2^3} \left(\frac{g_m \left(\frac{R_L}{k_1} + r_{ex2} + \frac{1}{k_2 g_m} \right)}{Z_L + r_{ex2} + \frac{1}{k_2 g_m}} - 1 \right)^3 + \frac{R_L}{K_3^6 k_1^4} + r_{ex2} + \frac{1}{k_2 g_m} \right] \quad (10)$$

Output Buffer & Output Driver





Output Buffer & Output Driver



- Output buffer should always be **on** in Sample & Hold circuit
- Output stage needs to be designed linear enough not to affect total nonlinearity of the circuit




Layout (Signal path)




S-parameters measurement





Clock Distribution Circuit



Clock Distribution Circuit




Clock Distribution Circuit - layout




Transient and Linearity Measurements

10 GHz RF input signal with a
50 GHz clock




IIP3 & OIP3 vs F_{in} for
 $F_{clk} = 50\text{GHz}$




THD and Beat test Measurements

Measured HD₂ and HD₃



40.002 GHz input signal is being sampled by 40 GSamples/s sampling rate.



Comparison with the State of the Art Works


	Sample Rate (GS/s)	BW (GHz)	Input Range Output Range	IIP3 @ f_{in}/f_s (dBm @ GHz/GHz)	Power (mW)	V_{Supply} (V)	Die-Size (mm ²)	Process f_t
[1]	30	7	-12 dBm < 150 mV _{pp}	1@5/30 0@9/30	270	1.8	1.0	CMOS
[2]	40	43	< -8 dBm 500 mV _{pp}	8@6/40 0@19/40	540	3.6	1.0 × 1.1	SiGe HBT 160 GHz
[3]	50	42	0 dBm N.A.	21@30/50	640	4, 3.3	1.28 × 1.15	SiGe BiCMOS
[4]	20	20	500 mV _{pp} 500 mV _{pp}	16@2/20	1990	-6	1.6 × 1.4	InP HBT 210 GHz
[5]	40	16	1000 mV _{pp} < 100 mV _{pp}	15.6@10/40	560	5.5	1.8 × 1.0	SiGe HBT 200 GHz
[6]	40	27	7 dBm N.A.	N.A.	1900	-6	1.4 × 1.6	InP DHBT 210 GHz
This work	50	40	9 dBm 800 mV _{pp}	20.7@6/40 19.7@10/40 17.4@18/40 16.7@22/40	1200	-5, -2.5	0.875 × 1.075	InP HBT 400 GHz

REFERENCES


- [1] S. Shahramian, S. P. Voinigescu and A. C. Carusone, "A 30-GS/sec Track and Hold Amplifier in 0.13- μ m CMOS Technology," in *Proceeding of IEEE Custom Integrated Circuits Conference (CICC)*, pp. 493-496, Sep. 2006.
- [2] S. Shahramian, A. C. Carusone and S. P. Voinigescu, "Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18- μ m SiGe BiCMOS Technology," *IEEE Journal of Solid State Circuits*, vol. 41, No. 10, pp. 2233-2240, Oct. 2006.
- [3] J. Lee, Y. Baeyens, J. Weiner and Y. K. Chen, "A 50GS/s Distributed T/H Amplifier in 0.18 μ m SiGe BiCMOS," in *Proceeding of IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 466-616, Feb. 2007.
- [4] Y. Bouvier, A. Konczykowska, A. Ouslimani, F. Jorge, M. Riet and J. Godin, "A 20-GSamples/s Track-Hold Amplifier in InP DHBT technology," in *Proceeding of European Microwave Integrated Circuit Conference (EuMIC)*, pp. 1-4, Oct. 2007.
- [5] X. Li, W. M. L. Kuo and J. D. Cressler, "A 40 GS/s SiGe track-and-hold amplifier," in *Proceeding of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, pp. 1-4, Oct. 2008.
- [6] Y. Bouvier, A. Ouslimani, A. Konczykowska and J. Godin, "A 40 Gsamples/s InP-DHBT Track-&-Hold Amplifier," in *Proceeding of European Microwave Integrated Circuit Conference (EuMIC)*, pp. 61-64, Sep. 2010.

Questions?

T&H Chip layout




S&H Chip layout




Sample & Hold Transient waveforms

- 10 GHz RF input signal is being sampled by a 50 GHz clock

Differential




Single-ended




Sample & Hold Beat frequency test

Simulation



$F_{in}=20.5\text{ GHz}$, $F_{clk}=20\text{ GHz}$



$F_{in}=20.5\text{ GHz}$, $F_{clk}=10\text{ GHz}$





Experiment



Sample & Hold Linearity Measurements

Calculated **ENOB** using simulated noise figure of 20dB is more than **6bits**.



Base-Collector Diode modeling - I

$$W = 0.6\mu\text{m}, \quad L_B = 2.4\mu\text{m}$$

$$\text{Area} = 1.6\mu\text{m} \times 1.6\mu\text{m} + W \times L_B$$

$$D_1: I_{S1} = \frac{2.45e-10}{\text{Area}}, \quad N = 1.9, \quad T_t = 50 \text{ fsec}$$

$$D_2: I_{S2} = \frac{1.47e-12}{\text{Area}}, \quad N = 1.3$$

$$D_3: I_{S3} = \frac{2.38e-9}{\text{Area}}, \quad N = 20.7$$

$$R_1 = \frac{\rho_{cp}}{\text{Area}} = \frac{6e-12}{\text{Area}}$$

$$R_2 = \frac{78e-12}{\text{Area}}, \quad R_1 + R_2 = 21\Omega.$$

$$C = \frac{a_5 V_C^5 + a_4 V_C^4 + a_3 V_C^3 + a_2 V_C^2 + a_1 V_C^1 + a_0}{\text{Area}}$$

$$a_5 = -0.007 \text{ fF}$$




$$a_4 = 0.209 \text{ fF}$$

$$a_3 = 2.345 \text{ fF}$$

$$a_2 = 7.705 \text{ fF}$$

$$a_1 = 9.557 \text{ fF}$$


$$a_0 = 7.637 \text{ fF}$$




Base-Collector Diode modeling - II

I-V Characteristic
Forward biased

Linear Scale



Log Scale



I-V Characteristic
Reverse biased

