



# A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25 $\mu$ m InP DHBT Technology


---

Saeid Daneshgar, Prof. Mark Rodwell (UCSB)  
Zach Griffith (Teledyne Scientific Company)


# Outline

- **Application and Motivation of the work**
- **TSC 250nm HBT process overview**
- **Block diagram & schematic of the circuit**
- **Layout & EM modeling**
- **Measurement results and comparison table**

# Motivation - I



**50 GS/sec Sample & Hold circuit**







# Applications - I

- **High speed optoelectronic** signal conversion requires broadband receivers
- **Limiting amplifiers** are the key components in these receivers in order to:
  - ✓ Provide a **low input sensitivity** and **sufficient gain** to achieve saturated output levels from small-signal inputs which enables reliable decision making
  - ✓ Provide a **wide bandwidth** to achieve **short rise and fall times** in order to provide an output signal with minimum distortion

# TSC 250nm InP HBT process

- Four metal interconnect stack
- Peak bandwidth of  $f_t=400$  GHz &  $f_{max} = 700$  GHz
- MIM caps of  $0.3$  fF/ $\mu\text{m}^2$
- Thin-film resistors  $50$   $\Omega$ /square



Representative cross-section of TSC250 IC technology. Drawing is not to scale.

# Modified Cherry-Hooper stage [1-3]




**Large signal behavior:**

$$V_{o1} - V_{o2} \cong (R_1 + R_2) I_{EE2} \cdot \tanh\left(\frac{V_2 - V_1}{2V_T}\right)$$

**Conventional C-H amp. gain  $\approx g_{m1-2} R_F$**

**Modified C-H amp. provides gain enhancement**

**by a factor of  $\left(1 + \frac{R_2}{R_1}\right)$  while  $0 < \frac{R_2}{R_1} < 2.5$**



[1] Y. M. Greshishchev et al., "A 60-dB gain, 55-dB dynamic range, 10-Gb/s broad-band SiGe HBT limiting amplifier," IEEE JSSC, vol.34, no.12, pp. 1914-1920, Dec. 1999.


[2] K. Ohhata et al., "Design of a 32.7-GHz bandwidth AGC amplifier IC with wide dynamic range implemented in SiGe HBT," IEEE JSSC, vol.34, no.9, pp. 1290-1297, Sep. 1999

[3] C. D. Holdenried et al., "Analysis and design of HBT Cherry-Hooper amplifiers with emitter-follower feedback for optical communications," IEEE JSSC, vol.39, no.11, pp. 1959-1967, Nov. 2004.



# Block Diagram

Single-ended gain and BW measurements have been chosen due to unavailability of 4-port s-param measurement for frequencies  $> 67$  GHz

→ ~6dB gain has been added to get the differential equivalent



# Schematic






$$R_1 = 30 \Omega$$

$$R_2 = 50 \Omega$$




$$R_F = 40 \Omega$$

$$Q_{1-8} = 3 \times 0.25 \mu\text{m}$$

# Compact layout




# Symmetric layout




# EM Simulation

Whole chip has been modeled using ADS momentum EM simulator




# S-parameter measurement results - I

## Single-ended insertion loss



## Single-ended input and output return loss




- $S_{21} = 14.5$  dB , 3dB BW = 100 GHz
- $S_{21}$  gain ripple  $< \pm 0.5$  dB
- $S_{11} < -20$  dB ,  $S_{22} < -15$  dB

# S-parameter measurement results - II




## Rollet Stability factor



$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2|S_{21}S_{12}|}$$

$$\Delta = S_{11}S_{22} - S_{12}S_{21}$$

## Group Delay





$$\tau_{Group\ Delay} = -\frac{d\varphi}{d\omega} = -\frac{d\theta}{df \cdot 360^\circ}$$

**Group delay  $\approx$  9 psec**



**Group delay variation = 11 psec**

# Eye diagrams @ 30 Gb/s

Small Signal





Large Signal





# Eye diagrams @ 40 Gb/s

Small Signal



Large Signal



# Comparison table

COMPARISON TO SIMILAR BROADBAND AMPLIFIERS REPORTED IN THE LITERATURE.

Ref.	Gain <sub>S</sub> <sup>*</sup> (dB)	Gain <sub>D</sub> <sup>**</sup> (dB)	BW <sup>†</sup> (GHz)	GBW <sup>‡</sup> (GHz)	IRL <sup>⊥</sup> (dB)	ORL <sup>⊤</sup> (dB)	GR <sup>◇</sup> (dB)	GD <sup>§</sup> (psec)	Supply (V)	Power (mW)	Area (mm <sup>2</sup> )	GBW/P <sub>DC</sub> (GHz/mW)	Archit- ecture	Process
[1]	11	-	90	320	> 5	> 7	2.4	-	2.5	210	1.28	1.52	DA <sup>1</sup>	0.12μm SOI CMOS
[4]	7	13	81	362	> 7	> 7	> 5	-	5.5	495	1.17	0.73	DA <sup>1</sup>	SiGe $f_T=200$ GHz
[5]	10	16	62	391	> 11	> 3	> 3	-	-5	775	0.3	0.51	EF & DP <sup>2</sup>	SiGe $f_T=200$ GHz
[6]	14	20	84	840	> 7	> 7	4	±32	-5.5	990	0.63	0.85	EF & CA <sup>3</sup>	0.18μm SiGe
[7]	-1	5	62	110	> 14	-	> 3	-	2.5	125	-	0.88	EF & CH <sup>4</sup>	0.13μm SiGe
[8]	10	-	102	323	> 8	> 9	< 2	±6	2	73	0.29	4.42	DF & CW <sup>5</sup>	0.12μm SiGe
[9]	24	30	43	1360	> 7	> 7	> 2	±10	-4	500	0.7	2.72	EF & CH <sup>4</sup>	1μm InP SHBT
[11]	15	21	44	494	> 6	> 10	< 2	-	5.2	458	0.66	1.08	EF & CH <sup>4</sup>	InGaAs-InP HBT
[12]	15	-	67	729	> 7	> 10	> 2	±10	3.5	133	0.09	5.50	-	0.5μm InP DHBT
[13]	21	-	120	1350	-10	-10	3	±15	-	610	2	2.21	DA <sup>1</sup>	InP DHBT
[14]	10	16	110	694	> 5	> 5	> 3	-	-4	304	0.95	2.28	EF & CH <sup>4</sup>	0.25μm InP HBT
This work	14.5	20.5	100	1060	> 20	> 15	1	±5.5	-2.5	145	0.21	7.31	EF & CH <sup>4</sup>	0.25μm InP DHBT

\* Measured single-ended  $S_{21}$  gain, <sup>⊥</sup> Input return loss, <sup>⊤</sup> Output return loss, <sup>◇</sup> Total  $S_{21}$  gain ripple, <sup>§</sup> Group delay variation of  $S_{21}$ , <sup>‡</sup> Inferred differential  $S_{21}$  gain × its 3-dB bandwidth, <sup>†</sup> 3-dB bandwidth of  $S_{21}$ , <sup>1</sup> Distributed amplifier, <sup>2</sup> Emitter follower & differential pair, <sup>3</sup> Emitter follower & cascode stage, <sup>4</sup> Emitter follower & Cherry-Hooper stage, and <sup>5</sup> Darlington feedback amplifier & constructive wave amplifier.

**Thank you for your listening**