

---

# High Transconductance Surface Channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs Using MBE Source-Drain Regrowth and Surface Digital Etching

**Sanghoon Lee<sup>1\*</sup>**, C.-Y. Huang<sup>1</sup>, A. D. Carter<sup>1</sup>, J. J. M. Law<sup>1</sup>, D. C. Elias<sup>1</sup>, V. Chobpattana<sup>2</sup>, B. J. Thibeault<sup>1</sup>, W. Mitchell<sup>1</sup>, S. Stemmer<sup>2</sup>, A. C. Gossard<sup>2</sup>, and M. J. W. Rodwell<sup>1</sup>

<sup>1</sup>ECE and <sup>2</sup>Materials Departments  
University of California, Santa Barbara, CA

2013 Conference on Indium Phosphide and Related Materials  
Kobe, Japan  
05/22/2013

# Outline

---

- **Motivation: Why III-V MOSFETs?**
- **Key Design Considerations**
  - Device Structure : Gate-last with S/D regrowth
  - Damage during regrowth : surface digital etching
- **Process Flow**
- **Measurement Results**
  - I-V Characteristics
  - TLM measurement
- **Conclusion**


# Why III-V MOSFETs in VLSI ?

more transconductance per gate width

more current (at a fixed  $V_{dd}$ ) → IC speed

or reduced  $V_{dd}$  (at a constant  $I_{on}$ ) → reduced power

or reduced FET widths → reduced IC size



increased transconductance from:

low mass → high injection velocities

lower density of states → less scattering

higher mobility in N+ regions → lower access resistance

Other advantages

heterojunctions → strong carrier confinement

wide range of available materials

epitaxial growth → atomic layer control


# Key Design Considerations

## Device structure:

**Scalability (sub 20 nm- $L_g$ , <30 nm contact pitch)**: self-aligned S/D, very low  $p_c$ <sup>2)</sup>

**Carrier supply**: heavily doped N+ source region<sup>3)</sup>

**Shallow junction**: regrown S/D<sup>3)</sup> or Trench-gate



## Channel Design:

**Thinner wavefunction depth**: Thin channel, less pulse doping.

**More injection velocity**: high In-content channel<sup>4)</sup>

## Gate Dielectric:

**Thinner EOT**: scaled high-k dielectric

**Low  $D_{it}$** : surface passivation<sup>5)</sup>, minimized process damage<sup>6)</sup>

1) M. Wistey et al. EMC 2009; 2) A. Baraskar et al. IPRM 2010 ; 3) U. Singisetti et al. EDL 2009 ;  
4) S. Lee et al. EDL 2012 (accepted); 5) A. Carter et al. APEX 2011; 6) G. Burek, et al, JVST 2011.

# Device Structure : Gate-Last process


## Gate-First

Fully self-aligned transistor at nm dimensions

Process damage during gate metal deposition and definition

Large ungated region: High pulse doing

→ Large leakage current and increase in wavefunction depth




A. Carter et al., DRC 2011

## Gate-Last (*substitutional-gate*)

Low-damage process: Thermal gate metal,

No plasma process after gate dielectric deposition

Rapid turn-around → rapid learning.




# Evidence of Surface Damage During Regrowth

Long-channel FETs: consistently show  $>100$  mV/dec. subthreshold swing  
Indicates high  $D_{it}$  despite good MOSCAP data. Suggests process damage.


Experiment:  $\text{SiO}_2$  capping + high temp anneal + strip  $\rightarrow$  MOSCAP Process

Finding: large degradation in MOSCAP dispersion.  
Confirms process damage hypothesis.





# Post-Regrowth Surface Digital Etching for Damage Removal

---









- Surface removed by digital etch process
  - 2' in BOE (dummy gate removal) ,  
**# cycles: 15' UV ozone (surface oxidation)**  
**1' dilute HCl (native oxide removal)**  
**→ 13 - 15 Å/cycle, ~0.16 nm RMS roughness**
- Etch significantly improves subthreshold swing and  $g_m$
- Using this technique, we can easily thin the channel thickness.

# Process Flow






# I-V Characteristics for short and long channel devices






- 1.6 mS/ $\mu\text{m}$  at  $V_{ds}=0.5 \text{ V}$  for a 65 nm-L<sub>g</sub> device.
- 95 mV/dec SS for a 530 nm-L<sub>g</sub> device.

# Comparison with a control sample (short channel)

Control : without capping layer and surface digital etching, 75 nm-Lg






Experimental : with surface digital etching , 75 nm-Lg






- ~75 % increase in peak transconductance at V<sub>ds</sub> = 0.5 V
- significantly better short channel characteristic with surface digital etching

# Comparison with a control sample (long channel)

Control : without surface digital etching, 500 nm-Lg





Experimental : with surface digital etching, 535 nm-Lg



- Similar on-state characteristics (~0.4 V  $V_t$  shift)
- Better short channel effect

# TLM Measurement for S/D metal contact



- 0.15 ohm- $\mu\text{m}^2$  Contact resistivity and 25 ohm/sq. sheet resistance.
- 64 ohm- $\mu\text{m}$  S/D access resistance (~5 % transconductance degradation)

# Conclusion

---

- Using digital etching, damaged surface can be effectively removed in a nanometer precision without etch-stop.
- The removal of the damaged surface significantly improves both on- and off-state performance.
- $g_m = 1.6 \text{ mS}/\mu\text{m}$  at  $V_{ds} = 0.5 \text{ V}$  for a 65 nm- $L_g$  device  
 $95 \text{ mV/dec}$  for a 530 nm- $L_g$  device
- InAs regrown S/D provides very low contact resistivity of  $0.15 \text{ ohm}\cdot\mu\text{m}^2$ .

---

# **Thanks for your attention! Questions?**

*This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006).  
A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and  
MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.*