

---

# Record Extrinsic Transconductance (2.45 mS/ $\mu$ m at $V_{DS} = 0.5$ V) InAs/In<sub>0.53</sub>Ga<sub>0.47</sub>As Channel MOSFETs Using MOCVD Source-Drain Regrowth

**Sanghoon Lee**<sup>1\*</sup>, C.-Y. Huang<sup>1</sup>, A. D. Carter<sup>1</sup>, D. C. Elias<sup>1</sup>, J. J. M. Law<sup>1</sup>, V. Chobpattana<sup>2</sup>, S. Krämer<sup>2</sup>, B. J. Thibeault<sup>1</sup>, W. Mitchell<sup>1</sup>, S. Stemmer<sup>2</sup>, A. C. Gossard<sup>2</sup>, and M. J. W. Rodwell<sup>1</sup>

<sup>1</sup>ECE and <sup>2</sup>Materials Departments  
University of California, Santa Barbara, CA

2013 Symposium on VLSI Technology  
Kyoto, Japan  
06/13/2013

# Outline

---

- Motivation: Why III-V MOSFETs?
- Design Considerations
- Process Flow
- Key Process Developments
  - Damaged Surface removal
  - Interfacial trap Passivation
- Measurement Results
  - I-V Characteristics
  - Gate leakage & TLM measurement
  - Peak  $g_m$  and  $R_{on}$  VS  $L_g$  (Benchmarking)
- Conclusion


# Why III-V MOSFETs in VLSI ?

more transconductance per gate width

more current (at a fixed  $V_{dd}$ ) → IC speed

or reduced  $V_{dd}$  (at a constant  $I_{on}$ ) → reduced power

or reduced FET widths → reduced IC size



increased transconductance from:

low mass → high injection velocities

lower density of states → less scattering

higher mobility in N+ regions → lower access resistance

Other advantages

heterojunctions → strong carrier confinement

wide range of available materials

epitaxial growth → atomic layer control




# Key Design Considerations

## Device structure:

**Scalability (sub 20 nm- $L_g$ , <30 nm contact pitch)**: self-aligned S/D, very low  $p_c$

**Carrier supply**: heavily doped N+ source region

**Shallow junction**: regrown S/D or Trench-gate



## Channel Design:

**Thinner wavefunction depth**: Thin channel


**More injection velocity**: higher In-content channel

## Gate Dielectric:


**Thinner EOT**: scaled high-k dielectric

**Low  $D_{it}$** : surface passivation, minimized process damage


# Process Flow




- Epitaxial layer growth using MBE




- Dummy gate definition using e-beam lithography




- N+ InGaAs S/D regrowth using MOCVD



- Dummy gate removal  
- Capping layer digital etching



- High-k deposition  
- Post Deposition Annealing  
- Gate metal deposition




- S/D metal deposition

# Evidence of Surface Damage During Regrowth


Long-channel FETs: consistently show  $>100$  mV/dec. subthreshold swing  
Indicates high  $D_{it}$  despite good MOSCAP data. Suggests process damage.

Experiment:  $\text{SiO}_2$  capping + high temp anneal + strip  $\rightarrow$  MOSCAP Process

Finding: large degradation in MOSCAP dispersion.  
Confirms process damage hypothesis.




# Post-Regrowth Surface Digital Etching for Damage Removal




- Surface removed by digital etch process
  - # cycles: 15' UV ozone (surface oxidation)
  - 1' dilute HCl (native oxide removal)
  - 13 - 15 Å/cycle, ~0.16 nm RMS roughness
- Etch significantly improves swing and transconductance
- Using this technique, the upper cladding of the composite channel is removed

# $D_{it}$ Passivation : In-situ $N_2$ plasma and TMA pretreatment



- Cyclic  $H_2$  plasma  
and TMA treatment  
→  $D_{it}$  passivated

(A. Carter et al., APEX 2012)




- Lower Midgap  $D_{it}$  for  
 $N_2$  plasma pretreatment

-  $Al_2O_3$  interfacial layer  
is not needed

(V. Chobpattana, et al. APL 2013)




# Cross-sectional STEM image






8 nm channel (5 nm/3 nm InAs/ $\text{In}_{0.53}\text{GaAs}$ ) ; The InAs channel is not relaxed  
~ 3.5 nm  $\text{HfO}_2$  and ~0.5 nm interfacial layer formed by cyclic  $\text{N}_2$  and TMA treatment

# I-V characteristics for short and long channel devices

$W = 10.1 \mu\text{m}$ ,  $L = 40 \text{ nm} / 70 \text{ nm} / 90 \text{ nm}$





$W = 10.1 \mu\text{m}$ ,  $L = 510 \text{ nm}$



~2.45 mS/μm Peak Gm at  $V_{DS}=0.5 \text{ V}$ , 93 mV/dec long-channel SS



# Gate leakage, access resistance, $g_m$ uniformity



	A	mS/ $\mu\text{m}$	At $V_{GS} = 0.5\text{V}$	2.3	X	2.1	
B				2.25	2.2	X	2.3
C			2.2	2.2	2.15	2.3	2.3
D	2.3	2.3	2.2	2.2	X	2.3	2.3
E	2.2	2.2	2.25	2.2	2.3	2.4	
F	X	2.2	2.2	2.3	2.3	2.4	
	1	2	3	4	5	6	

$R_{\text{sheet}} = 25 \text{ ohm/sq}$   $\rho_c = \sim 4.7 \text{ ohm-}\mu\text{m}^2$ ;  $\sim 82 \text{ Ohm-}\mu\text{m}$   $R_{SD}$ :  $\sim 8\%$  degradation  
gate leakage  $< 10^{-4} \text{ A/cm}^2$  at all bias conditions

# Peak $g_m$ and $R_{on}$ vs. $L_g$ (Benchmarking)



Record  $G_m$  over all the gate lengths

Very Low  $R_{on}$  when considering not fully self-aligned S/D contact

# Conclusion

---

- Using digital etching, damaged surface during S/D regrowth can be effectively removed and the channel thinned in a nanometer precision without etch-stop.
- Employing N<sub>2</sub> plasma and TMA in-situ treatment, thin HfO<sub>2</sub> (3.5 nm) gate dielectric can be incorporated with low D<sub>it</sub>.
- Peak g<sub>m</sub> = 2.45 mS/μm at V<sub>ds</sub>=0.5 V for a 40 nm-L<sub>g</sub> device
- Regrown S/D provides very low access resistance (~ 200 ohm-μm) even with non-self aligned S/D metal contact.

# Acknowledgment

---

**Thanks for your attention!  
Questions?**

*This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.006).  
A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network and  
MRL Central Facilities supported by the MRSEC Program of the NSF under award No. MR05-20415.*