

Low Power III-V InGaAs MOSFETs Featuring InP Recessed Source/Drain Spacers with $I_{on}=120 \mu A/\mu m$ at $I_{off}=1 nA/\mu m$ and $V_{DS}=0.5 V$

C. Y. Huang¹, S. Lee¹, V. Chobpattana², S. Stemmer², A. C. Gossard^{1,2}, B. Thibeault¹, W. Mitchell¹ and M. J. W. Rodwell¹

¹Electrical and Computer Engineering

²Materials Department

University of California, Santa Barbara



IEDM 2014
San Francisco, CA, USA




Outline

- Problem: III-V MOSFETs are very leaky
- Gate-last Process Flow
- Knob 1: Wide band-gap barrier
- Knob 2: Source/Drain vertical spacer
- Knob 3: Ultrathin channel
- Knob 4: Recessed InP S/D spacer
- Knob 5: Doping-graded InP spacer
- Summary


InGaAs/InAs FETs are leaky!

- III-V channel: low electron effective mass, high velocity, high mobility → higher current at lower V_{DD} 😊
- Low band gap → band-to band tunneling (BTBT) 🙄
- High permittivity → worse electrostatics, large DIBL 🙄
- Goal: reduce leakage current for low power logic!

300K	Si	Ge	GaAs	InAs	In _{0.53} Ga _{0.47} As
m_e^*	0.19	0.08	0.063	0.023	0.041
μ_e (cm ² /V·s)	1450	3900	9200	33000	12000
μ_h (cm ² /V·s)	370	1800	400	450	<300
Eg(eV)	1.12	0.664	1.424	0.354	0.75
ϵ_r	11.7	16.2	12.9	15.2	13.9
a(Å)	5.43	5.66	5.65	6.06	(InP)






UCSB Gate Last Process Flow






Knob 1: Wide Band-gap Barrier

- Wide band-gap barriers or P-doped back barriers reduces bottom leakage path.
- Solution 1: AlAsSb barriers (Sample B) reduces subthreshold leakage.
- Solution 2: P-doped InAlAs barriers also work well.



Knob 2: Source/Drain Vertical Spacer





S. Lee et al., APL 103, 233503 (2013)
C. Y. Huang et al., DRC 2014.

Vertical spacers reduce the peak electric field, improve electrostatics, and reduce BTBT floor.



Knob 3: Ultra-thin channel

S. Lee et al., VLSI 2014




Increasing band gap: In_{0.53}Ga_{0.47}As channel

Sample	A	B
Channel (nm)	4.5	3
InGaAs spacer (nm)	11.5	13




Reducing channel thickness improves electrostatics, increases confinement bandgap and reduces BTBT.

E-field and BTBT contour



R. Chu et al., EDL 29, 974 (2008)




J. Lin et al., EDL 35, 1203 (2014)



- Concentrated electric field at the drain end of the channel next to the gate edge.
- Solution:
Replace InGaAs with wide band-gap InP ($E_g \sim 1.35 \text{ eV}$)

Knob 4: Recessed InP S/D spacer


12 nm InGaAs spacer





5 nm Recessed InP spacer



L_g -60 nm





InP spacer thickness: subthreshold




- Minimum spacer thickness is required to maintain good electrostatics.
- Thicker spacer is desired at drain to smooth electric field.

InP spacer thickness: on-state




- Thicker InP spacer increases R_{on} , and degrades G_m
- Thinner spacer is desired at source to reduce $R_{S/D}$.

Knob 5: Doping-graded InP spacer




R_{on} at zero L_g ($\Omega \cdot \mu\text{m}$)	5 nm UID InP	13 nm UID InP	Doping graded InP
~199	~364	~270	




- Doping-graded InP spacer reduces parasitic source/drain resistance and improves G_m .
- Gate leakage limits $I_{off} \sim 300 \text{ pA}/\mu\text{m}$.

Doping-graded InP spacer+Thicker oxide

InP graded spacer




InGaAs spacer




- Minimum $I_{off} \sim 60 \text{ pA}/\mu\text{m}$ at $V_D=0.5\text{V}$ for $L_g=30 \text{ nm}$
- 100:1 smaller I_{off} compared to InGaAs spacer

I_{on} vs L_g at $I_{off} = 1 \text{ nA}/\mu\text{m}$





- Peak $I_{on} = 150 \mu\text{A}/\mu\text{m}$ at $V_{DS} = 0.5\text{V}$ for $L_g = 45 \text{ nm}$ devices.



I_{on} vs L_g at $I_{off} = 100 \text{ nA}/\mu\text{m}$



- Peak $I_{on} = 415 \text{ } \mu\text{A}/\mu\text{m}$ at $V_{DS} = 0.5\text{V}$ for this work.
- Ultrathin InAs channel shows highest I_{on} .



→ Barrier Leakage
-----→ Channel Leakage



Recessed InP source/drain spacers enable III-V MOSFETs for low power logic.

Thank you!



- *This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.009) and GLOBALFOUNDRIES (Task 2540.001).*
- *A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network.*
- *This work was partially supported by the MRSEC Program of the National Science Foundation under Award No. DMR 1121053.*