

12 nm-Gate-Length Ultrathin- Body InGaAs/InAs MOSFETs with $8.3 \cdot 10^5$ I_{ON}/I_{OFF}

Cheng-Ying Huang¹, Prateek Choudhary¹, Sanghoon Lee¹, Stephan Kraemer², Varistha Chobpattana², Brain Thibeault¹, William Mitchell¹, Susanne Stemmer², Arthur Gossard^{1,2}, and Mark Rodwell¹

¹Electrical and Computer Engineering, University of California, Santa Barbara

²Materials Department, University of California, Santa Barbara



*Device Research Conference 2015
Late News
Columbus, OH*



III-V FETs at sub-10-nm nodes?

- III-V channels: low electron effective mass, high velocity, high mobility → higher I_{on} at lower V_{DD} → reducing switching power
- III-V FETs have high leakage current because:
 - ✓ Low bandgap → larger band-to band tunneling (BTBT) leakage
 - ✓ High permittivity → worse electrostatics, large subthreshold leakage
- $I_{off} < 100 \text{ nA}/\mu\text{m}$ (High performance) and $I_{off} < 100 \text{ pA}/\mu\text{m}$ (Low power)
- Question: Can III-V MOSFETs scale to sub-10-nm nodes?





300K	Si	Ge	GaAs	InAs	In _{0.53} Ga _{0.47} As
m_e^*	0.19	0.08	0.063	0.023	0.041
$\mu_e (\text{cm}^2/\text{V}\cdot\text{s})$	1450	3900	9200	33000	12000
$\mu_h (\text{cm}^2/\text{V}\cdot\text{s})$	370	1800	400	450	<300
Eg(eV)	1.12	0.664	1.424	0.354	0.75
ϵ_r	11.7	16.2	12.9	15.2	13.9
a(Å)	5.43	5.66	5.65	6.06	(InP)

Logic industry node	Physical gate length (nm)
16/14	20
10	17
7	14
5	12


Ref: 2013 ITRS Roadmap

Record high performance III-V FETs


S. Lee et al., VLSI 2014



Record low leakage III-V FETs





C. Y. Huang et al., IEDM 2014




- Minimum $I_{off} \sim 60 \text{ pA}/\mu\text{m}$ at $V_D=0.5 \text{ V}$ for L_g -30 nm
- Recessed InP shows 100:1 smaller I_{off} compared to InGaAs spacers
- BTBT leakage is completely removed → sidewall leakage dominates I_{off}


UCSB Gate Last Process Flow





TEM images of $L_g \sim 12$ nm devices





Cross-section




Top View




I_D - V_G and I_D - V_D curves of 12nm L_g FETs





$I_{off} \sim 1.3 \text{ nA}/\mu\text{m}$



$I_{on} \sim 1.1 \text{ mA}/\mu\text{m}$





On-state performance





- Slightly higher G_m for a 2.5 nm composite channel than a 4.5 nm InGaAs channel → larger gate capacitance.
- A 2.5nm InAs channel with a 12 nm InGaAs spacer shows highest G_m → high indium content channel is desirable for UTB III-V FETs.
- InP spacers increase parasitic $R_{S/D}$ to $\sim 260 \Omega\cdot\mu\text{m}$ → InP spacers need further optimization.

Subthreshold characteristics





- A 2.5nm InAs channel with a 12 nm InGaAs spacer shows the lowest SS and DIBL because of the best electrostatics.
- A 5 nm un-doped InP spacer with the atop 8 nm linearly doping-graded InP have shorter effective gate length as compared to 12 nm un-doped InGaAs spacers → worse electrostatics.
- SS~107 mV/dec. and DIBL~260 mV/V for 12 nm devices → FinFETs will cure this.

I_{on} and I_{off} versus L_g



- High In% content channels are required to improve I_{on} , but I_{off} is relatively large ($\sim 10 \text{ nA}/\mu\text{m}$).
- InGaAs channels with recessed InP source/drain spacers are required for low leakage FETs.
- A clear tradeoff between on-off performance.

Mobility extraction at L_g -25 μm long channel FETs



Summary

- We demonstrated a 12nm-L_g ultrathin body III-V MOSFET with well-balanced on-off performance.
 $(I_{on}/I_{off} > 8.3 \cdot 10^5)$
- The 12nm-L_g FET shows G_m~1.8 mS/μm and SS~107 mS/dec., and minimum I_{off}~ 1.3 nA/μm.
- High indium content channel is required to improve on-state current. (*High performance logic*)
- Thin channels, InGaAs channels, and recessed InP source/drain spacers are the key design features for very low leakage III-V MOSFETs. (*Low Power Logic*)
- III-V MOSFETs are scalable to sub-10-nm technology nodes.

Acknowledgment

Thanks for your attention!
Questions?

- *This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.009) and GLOBALFOUNDRIES(Task 2540.001).*
- *A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network.*
- *This work was partially supported by the MRSEC Program of the National Science Foundation under Award No. DMR 1121053.*





cyhuang@ece.ucsb.edu



(backup slides follow)



Record low subthreshold swing



Achieved $SS \sim 61 \text{ mV/dec.}$
Superior high-k dielectrics on III-V channels.

Why InAs channel is better...



- Electron scattering with oxide traps inside conduction band
- Electrons in high In% content channel have less scattering with oxide traps.



N. Taoka et al., *Trans. Electron Devices*. 13, 456 (2011)
N. Taoka et al., *IEEE IEDM* 2011, 610.


J. Robertson et al., *J. Appl. Phys.* 117, 112806 (2015)
J. Robertson, *Appl. Phys. Lett* 94, 152104 (2009)

InP spacer thickness: on-state




- Thicker InP spacer increases R_{on} , and degrades G_m
- Thinner spacer is desired at source to reduce $R_{S/D}$.

Doping-graded InP spacer





R_{on} at zero L_g ($\Omega \cdot \mu\text{m}$)	5 nm UID InP	13 nm UID InP	Doping graded InP
	~199	~364	~270



- Doping-graded InP spacer reduces parasitic source/drain resistance and improves G_m .
- Gate leakage limits $I_{off} \sim 300$ pA/μm.

Fixing source-drain tunneling by corrugation



Transport distance > gate footprint length
Only small capacitance increase

In(Ga)As: low m^* → high velocity → high current (?)

Ballistic on-current:

Natori, Lundstrom, Antoniadis (Rodwell)

$$J = K_1 \cdot \left(84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left(\frac{V_{gs} - V_{th}}{1 \text{V}} \right)^{3/2},$$

$$\frac{1}{c_{equiv}} = \frac{T_{ox}}{\epsilon_{ox}} + \frac{T_{channel}}{2\epsilon_{semiconductor}}$$

$$K_1 = \frac{g \cdot (m^* / m_o)^{1/2}}{(1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m^* / m_o))^{3/2}}$$

$g = \# \text{ valleys}$

More current unless dielectric, and body, are extremely thin.

