

## III-V MOS:

# Record-Performance Thermally-Limited Devices, Prospects for High-On-Current Steep Subthreshold Swing Devices

***Mark Rodwell, UCSB***

### ***III-V MOS***

*C.-Y. Huang, S. Lee\*, A.C. Gossard,*

*V. Chobpattanna, S. Stemmer, B. Thibeault, W. Mitchell : **UCSB***



### ***Low-voltage devices***

*P. Long, E. Wilson, S. Mehrotra, M. Povolotskyi, G. Klimeck: **Purdue***


*Now with: \*IBM, \*\*Intel*

# Why III-V MOS ?


III-V vs. Si: Low  $m^*$   $\rightarrow$  higher velocity. Fewer states  $\rightarrow$  less scattering  $\rightarrow$  higher current. Can then trade for lower voltage or smaller FETs.







Problems: Low  $m^*$   $\rightarrow$  less charge. Low  $m^*$   $\rightarrow$  **more S/D tunneling**. Narrow bandgap  $\rightarrow$  more **band-band tunneling**, impact ionization.



# Reducing leakage: Vertical spacer, Ultra-thin channel





# Reducing leakage: Vertical spacer, Ultra-thin channel



[1] Lin IEDM 2013, [2] T.-W. Kim IEDM 2013, [3] Chang IEDM 2013, [4] Kim IEDM 2013  
 [5] Lee APL 2013 (UCSB), [6] D. H. Kim IEDM 2012, [7] Gu IEDM 2012, [8] Radosavljevic IEDM 2009

# Off-state comparison: 2.5 nm vs. 5.0 nm-thick InAs channel







Better SS at all gate lengths

← Better electrostatics (aspect ratio) and reduced BTBT (quantized  $E_g$ )

~10:1 reduction in minimum off-state leakage


~5:1 increase in gate leakage ← increased eigenstate

# On-state comparison: 2.5 nm vs. 5.0 nm-thick InAs channel




# ZrO<sub>2</sub> vs. HfO<sub>2</sub>: Peak g<sub>m</sub>, SS, split-CV, and mobility

Comparison: two process runs ZrO<sub>2</sub>, one run HfO<sub>2</sub>, both 2nm (on 1nm Al<sub>2</sub>O<sub>3</sub>)




**(1) ZrO<sub>2</sub> higher capacitance than HfO<sub>2</sub>, (2) ZrO<sub>2</sub> results, low SS, are reproducible**

# Double-heterojunction MOS: 60 pA/ $\mu\text{m}$ leakage






C. Y. Huang et al., IEDM 2014





- Minimum  $I_{\text{off}} \sim 60 \text{ pA}/\mu\text{m}$  at  $V_D = 0.5 \text{ V}$  for  $L_g = 30 \text{ nm}$
- 100:1 smaller  $I_{\text{off}}$  compared to InGaAs spacer
- BTBT leakage suppressed  $\rightarrow$  isolation leakage dominates

# 12 nm $L_g$ III-V MOS


Ti/Pd/Au		Ti/Pd/Au
N+InGaAs	Ni/Au	50 nm
N+InP		10 nm
Doping-graded InP		8 nm
U.I.D. InP spacer	0.5 nm	5 nm
	1.5 nm InGaAs	
	1 nm InAs	
	5 nm InAlAs U.I.D. spacer	
	2 nm $1E19\text{ cm}^{-3}$ N+InAlAs	
	100 nm InAlAs U.I.D. buffer	
	250 nm $1E17\text{ cm}^{-3}$ P-InAlAs	
	50 nm InAlAs U.I.D. buffer	
	S.I. InP substrate	




# $I_D$ - $V_G$ and $I_D$ - $V_D$ curves of 12nm $L_g$ FETs



$I_{off} \sim 1.3$  nA/ $\mu$ m







$I_{on} \sim 1.1$  mA/ $\mu$ m



$I_{on}/I_{off} > 8.3 \cdot 10^5$

# Mobility extraction at $L_g$ -25 $\mu\text{m}$ long channel FETs






*$m^*$ ,  $R_{S/D}$  more important!*




# Steep FETs

# Tunnel FETs: truncating the thermal distribution

## Normal



## T-FET




J. Appenzeller *et al.*,  
IEEE TED, Dec. 2005

Source bandgap truncates thermal distribution 😊

Must cross bandgap: tunneling 😞

Fix (?): broken-gap heterojunction

# Tunnel FETs: are prospects good ?



Useful devices must be small

Quantization shifts band edges  $\rightarrow$  tunnel barrier

Band nonparabolicity increases carrier masses

Electrostatics: bands bend in source & channel

What actual on-current might we expect ?

# Tunneling Probability

Transmission Probability (WKB, square barrier)

$$P \cong \exp(-2\alpha T_{\text{barrier}}), \text{ where } \alpha \cong \frac{\sqrt{2m^* E_{\text{barrier}}}}{\hbar}$$

Assume:  $m^* = 0.06 \cdot m_0$ ,  $E_b = 0.2 \text{ eV}$

Then :



$P \cong 33\%$  for a 1nm thick barrier

$\cong 10\%$  for a 2nm thick barrier

$\cong 1\%$  for a 4nm thick barrier

**For high  $I_{\text{on}}$ , tunnel barrier must be \*very\* thin.**




**~3-4nm minimum barrier thickness:  
P+ doping, body & dielectric thicknesses**



# T-FET on-currents are low, T-FET logic is slow


## NEMO simulation:

GaSb/InAs tunnel finFET: 2nm thick body, 1nm thick dielectric @  $\epsilon_r=12$ , 12nm  $L_g$



## Experimental:

InGaAs heterojunction HFET,  
Dewey et al,  
2011 IEDM,  
2012 VLSI Symp.



**Low current  
→ slow logic**

**~15  $\mu\text{A}/\mu\text{m}$  @ 0.7V**




Figure 11 Device cross-section, band-alignments and band diagrams for (a) conventional Het-j TFET and (b) R-TFET. R-TFET uses the same materials but with reverse order.




Figure 16 I-V curves for  $L_g=9\text{nm}$  NW R-TFET, Het-j TFET and MOSFET. R-TFET has 100x higher  $I_{\text{on}}$  than MOSFET at  $V_{\text{DD}}=0.27\text{V}$ . ( $I_{\text{off}}=10\text{pA}/\mu\text{m}$ ,  $V_{\text{th}}=0.3\text{V}$ )

2nd barrier: bound state

$di/dV$  peaks as state aligns with source

improved subthreshold swing.

Can we also increase the on-current ?

# Electron anti-reflection coatings


## Tunnel barrier:

transmission coefficient  $< 100\%$

reflection coefficient  $> 0\%$

want: 100% transmission, zero reflection

familiar problem




## Optical coatings

reflection from lens surface

quarter-wave coating, appropriate  $n$

reflections cancel




## Microwave impedance-matching

reflection from load




quarter-wave impedance-match

no reflection

Smith chart.



# T-FET: single-reflector AR coating



Peak transmission approaches 100%

Narrow transmission peak; limits on-current



Can we do better ?

# Limits to impedance-matching bandwidth

## Microwave matching:

More sections → more bandwidth

**Is there a limit ?**




## Bode-Fano limits

R. M. Fano, J. Franklin Inst., Jan. 1960

Bound bandwidth for high transmission

example: bound for RC parallel load →

$$\int_0^{\infty} \ln \left( \frac{1}{\|\Gamma\|^2} \right) d\omega \leq \frac{\pi}{RC}$$



**Do electron waves have similar limits ?**

**Yes ! Schrödinger's equation is isomorphic to E&M plane wave.**

Khondker, Khan, Anwar, JAP, May 1988

T-FET design → microwave impedance-matching problem






Fano: limits energy range of high transmission

**Design T-FETs using Smith chart, optimize using filter theory**

Working on this: for now design by random search


\* $E/h \leftrightarrow f$ ,  $\phi \leftrightarrow V$ ,  $\psi \leftrightarrow I$ , probability current  $\leftrightarrow$  power, where  $\phi(x) = (\hbar / jm^*) (\partial \psi / \partial x)$  20

# T-FET with 3-layer antireflection coating




**Interim result; still working on design**

# Source superlattice: truncates thermal distribution




## Proposed 1D/nanowire device:

M. Bjoerk *et al.*, U.S. Patent 8,129,763, 2012. E. Gnani *et al.*, 2010 ESSDERC



Gnani, 2010 ESSDERC



Gnani, 2010 ESSDERC:

**simulation**

# Planar (vs. nanowire) superlattice steep FET




## Planar superlattice FET

superlattice by ALE regrowth  
easier to build than nanowire (?)

## Performance (simulations):

~100% transmission in miniband.  
0.4 mA/ $\mu\text{m}$   $I_{\text{on}}$ , 0.1  $\mu\text{A}/\mu\text{m}$   $I_{\text{off}}$ , 0.2V

*Ease of fabrication ?*  
*Tolerances in SL growth ?*  
*Effect of scattering ?*



**(backup slides follow)**