

# Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

Cheng-Ying Huang<sup>1</sup>, Sanghoon Lee<sup>1</sup>, Evan Wilson<sup>3</sup>, Pengyu Long<sup>3</sup>, Michael Povolotskyi<sup>3</sup>, Varistha Chobpattana<sup>2</sup>, Susanne Stemmer<sup>2</sup>, Arthur Gossard<sup>1,2</sup>, Gerhard Klimeck<sup>3</sup>, and Mark Rodwell<sup>1</sup>

<sup>1</sup>ECE, University of California, Santa Barbara

<sup>2</sup>Materials Department, University of California, Santa Barbara

<sup>3</sup>Network for Computational Nanotechnology, Purdue University, West Lafayette, IN



CSW/IPRM 2015  
Santa Barbara, CA




# Why III-V FETs? Why Ultra-thin channel?


- III-V channel: low electron effective mass  $\rightarrow$  high velocity, high mobility  $\rightarrow$  higher current at lower  $V_{DD}$   $\rightarrow$  reducing switching power
- Channel thickness ( $T_{ch}$ ) must be scaled in proportional to gate length ( $L_g$ ) to maintain electrostatic integrity.
- For ultra-thin body (UTB) MOSFETs  $T_{ch} \sim 1/4 L_g$ , and for FinFETs  $T_{ch} \sim 1/2 L_g$ .
- At 7 or 5 nm nodes, channel thickness should be around 2-4 nm.
- Goal: Carefully examine *InGaAs* and *InAs* channels. The best design??

300K	Si	InAs	InGaAs
$m_e^*$	0.19	0.023	0.041
$\mu_e$ (cm <sup>2</sup> /V·s)	1450	33000	12000
$\mu_h$ (cm <sup>2</sup> /V·s)	370	450	<300
$E_g$ (eV)	1.12	0.354	0.75
$\epsilon_r$	11.7	15.2	13.9
$a$ (Å)	5.43	6.0583	(InP)

Quantum confinement effects!!






STM-Leti-IBM  
14nm UTBSOI



Intel 14nm FinFET


# Ultra-thin channel 2DEG: Hall results

- Quantum well (QW) 2DEGs were grown by solid source MBE.
- For wide wells:  $\mu_{\text{InAs}} > \mu_{\text{InGaAs}}$
- For narrow wells ( $\sim 2$  nm):  
 $\mu_{\text{InAs}} \approx \mu_{\text{InGaAs}}$
- Carrier concentration decreases due to increased  $E_0$ .




# What happens in thin wells?

- Mobility is limited by interface roughness scattering. Strained InAs growth (S-K mode) might induce higher interface roughness.
- Electron effective mass are similar for  $\sim 2\text{-}3$  nm InAs and InGaAs wells because of non-parabolic band effects.




C. Y. Huang et al., *J. Appl. Phys.* 115, 123711 (2013)





*J. Appl. Phys.* 77, 2828 (1995), *Phys. Rev. B*, 52, 1038 (1996),  
*Appl. Phys. Lett* 64, 2520 (1994), *Appl. Phys. Lett* 62, 2416 (1993),  
 G. Mugny et al., *EUROSOI-ULSI conference* 2015.

# Ultra-thin body III-V FETs: $L_g \sim 40$ nm




TMA/N plasma preclean +  $29\text{\AA}$   $\text{HfO}_2$



- UTB FETs with 3 nm channels were fabricated to compare InAs and InGaAs channels.
- 1.6:1  $I_{on}$  and transconductance for InAs channels.
- 10:1 lower  $I_{off}$  for InGaAs channels.




# On-state performance



- Higher  $I_{on}$  and higher  $g_m$  for UTB InAs FETs than InGaAs UTB FETs.
- InAs FETs achieve  $g_m = 2\text{ mS}/\mu\text{m}$ , and  $I_{on} = 400\text{ }\mu\text{A}/\mu\text{m}$  at  $V_{DS} = 0.5\text{ V}$  and  $I_{off} = 100\text{ nA}/\mu\text{m}$ .
- Similar source/drain resistance ( $R_{S/D}$ ) ensures that the performance degradation of InGaAs is not from source/drain, but from channel itself (slope).



# Subthreshold swing and off-state current



- Superior  $SS \sim 83$  mV/dec. and  $DIBL \sim 110$  mV/V because of ultra-thin channels and improved electrostatics.
- Minimum  $I_{off}$  is 10:1 lower for InGaAs channel at short  $L_g$ , where leakage current limited by band-to-band tunneling.
- InGaAs FETs are limited by gate leakage at long  $L_g$ .

# Why QW-2DEGs and UTB-FETs show different results?

- 1<sup>st</sup> possible cause: Electron population in L valley due to strong quantum confinement → **Unlikely.**





Courtesy of Evan Wilson, Pengyu Long, Michael Povolotskyi, and Gerhard Klimeck.

	In <sub>0.53</sub> Ga <sub>0.47</sub> As	InAs
$m_e^*$ at $\Gamma$ [ $m_0$ ]	0.080	0.063
$\Gamma - L$ separation [eV]	0.596	0.905
$E_g$ at $\Gamma$ [eV]	1.06	0.639

# Why QW-2DEGs and UTB-FETs show different results?




- 2<sup>nd</sup> possible cause: Electron interaction with oxide traps inside conduction band → **Likely**.
- Electrons in high In% content channels have less scattering and less electron capture by the oxide traps.



J. Robertson et al., *J. Appl. Phys.* 117, 112806 (2015)  
 J. Robertson, *Appl. Phys. Lett.* 94, 152104 (2009)

N. Taoka et al., *Trans. Electron Devices.* 13, 456 (2011)  
 N. Taoka et al., *IEEE IEDM* 2011, 610.

# UCSB $L_g \sim 12$ nm III-V MOSFETs (DRC 2015)



$$I_{on}/I_{off} > 8.3 \cdot 10^5$$

# Summary

---

- Below 10 nm logic nodes, ultrathin channels are required.
- In QW 2DEGs, the electron Hall mobility are similar for InGaAs and InAs wells as the wells thinned to 2~3nm.
- In UTB MOSFETs, 3 nm InAs channels significantly improve on-state current and transconductance (~1.6:1), and reduce channel resistance as compared to 3 nm InGaAs channel.
- Purdue's tight-binding calculations show large ~0.6 eV  $\Gamma$ -L splitting in 3 nm InGaAs channels, ruling out the possibility of electron population in L-valley.
- UCSB C-V measurements show large dispersion in 3 nm InGaAs channels, possibly indicating the significant electron interactions with oxide traps. (As-As anti-bonding may be the culprit)

# Acknowledgment

---

## Thanks for your attention! Questions?

- *This research was supported by the SRC Non-classical CMOS Research Center (Task 1437.009) and GLOBALFOUNDRIES(Task 2540.001).*
- *A portion of this work was done in the UCSB nanofabrication facility, part of NSF funded NNIN network.*
- *This work was partially supported by the MRSEC Program of the National Science Foundation under Award No. DMR 1121053.*





*cyhuang@ece.ucsb.edu*





**(backup slides follow)**

# Mobility in different channel design: 25 $\mu\text{m}$ - $L_g$




**$m^*$ ,  $C_{g\text{-ch}}$ ,  $R_{S/D}$  more important for ballistic FETs**

# Fixing source-drain tunneling by corrugation



- low-k spacer
- gate dielectric



**Transport distance > gate footprint length**  
**Only small capacitance increase**

# In(Ga)As: low $m^* \rightarrow$ high velocity $\rightarrow$ high current (?)

## Ballistic on-current:

Natori, Lundstrom, Antoniadis (Rodwell)

$$J = K_1 \cdot \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1 \text{ V}} \right)^{3/2},$$

$$\frac{1}{c_{equiv}} = \frac{T_{ox}}{\epsilon_{ox}} + \frac{T_{channel}}{2\epsilon_{semiconductor}}$$

$g = \# \text{ valleys}$

$$K_1 = \frac{g \cdot (m^*/m_o)^{1/2}}{\left( 1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m^*/m_o) \right)^{3/2}}$$

**More current unless dielectric, and body, are extremely thin.**

