

# Making better transistors: beyond yet another new materials system

***Mark Rodwell,  
University of California, Santa Barbara***

# What does VLSI need ?

**Small transistors: plentiful, cheap**

**Small transistors  $\rightarrow$  short wires**

small delay  $CV_{DD} //$

low switching energy  $CV_{DD}^2/2$

**Large on-currents**

small delay  $CV_{DD} //$



**Low supply voltages**

low energy  $CV_{DD}^2/2$

**Low leakage current**

thermal:  $I_{off} > I_{on} * \exp(-qV_{DD}/kT)$

want low  $V_{DD}$  yet low  $I_{off}$ .



# Transistor Research

---

Make the switch smaller (scaling)

Make it from different materials

Change its shape




Change its internal operation:

bandgap engineering

Change what we do with it.



# We can't make MOSFETs much smaller

Tunneling: can't make gate insulator any thinner



→ smaller devices have poor electrostatic control, don't turn off




Tunneling: can't make channel much shorter



→ smaller devices have high source-drain tunneling, don't turn off

Expensive lithography: EUV, multiple patterning

# New Materials: III-V semiconductors ?



record for III-V



= best UTB SOI silicon



# New Materials: 2-D semiconductors ?

**Does 1-atom-thick channel help ?**


2D or 3D: the gate oxide won't scale  
the oxide sets a minimum gate length  
1-atom-thick channels don't help much

**If oxides won't scale, we must make fins  
with 2D, can we make fins ?  
later, will need to make nanowires...**

**Ballistic drive currents don't win either  
high  $m^*$ , and/or high DOS  
mobility sufficient for ballistic ?**

$$J = K \cdot \left( 84 \frac{\text{mA}}{\mu\text{m}} \right) \cdot \left( \frac{V_{gs} - V_{th}}{1 \text{V}} \right)^{3/2},$$

$$\text{where } K = \frac{g \cdot (m_\perp^{1/2} / m_o^{1/2})}{\left( 1 + (c_{dos,o} / c_{equiv}) \cdot g \cdot (m_\perp^{1/2} m_\parallel^{1/2} / m_o) \right)^{3/2}}$$



# When it gets crowded, build vertically

---

**Los Angeles:** sprawl



**Manhattan:** dense



**2-D integration:**  
wire length  $\propto$  # gates<sup>1/2</sup>

**3-D integration:**  
wire length  $\propto$  #gates<sup>1/3</sup>


*LA is interconnect-limited*

**1) Chip stacking (skip)**


**2) 3D transistors: corrugation (change the shape)**

Corrugated surface → more surface per die area


---




# Corrugated surface → more current per unit area











Cohen-Elias *et al.*,  
UCSB  
2013 DRC





J.J. Gu *et al.*, 2012 DRC,  
Purdue  
2012 IEDM



# Corrugation: same current, less voltage, less $CV^2$



# Forming tall fins by sidewall regrowth (ugly)




Cohen-Elias *et al.*,  
2013 DRC

# Confined Epitaxial Lateral Overgrowth


blanket  
SiO<sub>2</sub>



holes  
in SiO<sub>2</sub>




ALD Al<sub>2</sub>O<sub>3</sub>,  
pattern




L. Czornomaz et. al, (IBM)  
2015 & 2016 VLSI Symposia


substrate







ALD SiO<sub>2</sub>,  
pattern



strip Al<sub>2</sub>O<sub>3</sub>



grow  
semiconductor




Semiconductor regrowth into hollow glass boxes formed on wafer surface

Semiconductor thicknesses controlled by ALD layer thickness: atomic precision

# CELO: Can we grow 3-D structures ?

---




With a few process tricks,  
can we make growth templates for 3-D structures ?

# Fixing source-drain tunneling by increasing mass ?

Source-drain tunneling leakage:

$$I_{off} \approx \exp(-2\alpha L_g), \text{ where } \alpha \approx \hbar^{-1} \sqrt{2m^*(qV_{th})}$$





Fix by increasing effective mass ?



$$\alpha L_g = \text{constant} \rightarrow m^* \propto 1/L_g^2$$

This will decrease the on-current:

(also increases transit time)



# Fixing source-drain tunneling by corrugation



Transport distance > gate footprint length  
Only small capacitance increase

# Fixing source-drain tunneling by corrugation ?



CELO growth over ridge

3D structure

transport length  $\gg$  footprint

improves electrostatics  
...like finFET


improves S/D tunneling  
...unlike finFET





Gate oxide is  $\text{SiO}_x\text{N}_y$ , not  $\text{HfO}_2 \rightarrow$  thinner @ given leakage  
How to reduce gate footprint below  $\sim 5\text{nm}$  ?

# Changing the band structure: tunnel FETs




TFET: bandgap of p-type source truncates source thermal distribution:




**Problem:** 4-6nm tunnel barriers  $\rightarrow$   $\sim 3\%$  tunneling probability  $\rightarrow$  **very low current.**



# [110] gives more on-current than [100]



**high confinement mass  
low transport mass**




**valence band**




**low confinement mass  
high transport mass**

# Add more Heterojunctions: much more current.

Source HJ: S. Brocard, *et al.*, EDL, 2/2014; Channel HJ: P. Long *et al.*, EDL 3/2016




TFET



Added heterojunctions → greater built-in potential → greater field → thinner barrier  
→ higher tunneling probability (~80%) → **30:1 more current.**

## 3HJ still have higher ON/OFF ratio than GaAsSb/InAs




3HJ 516A/m  
GaAsSb/InAs 75A/m

P. Long, J. Huang,  
M. Povolotski: Purdue, Unpublished


3HJ still have higher ON/OFF ratio than GaAsSb/InAs when acoustic and non-polar optical phonon scattering are considered.

# Changing the function: ferroFETs ?


This won't work




need tri-state driver




or an input switch.




why not this ?



or this ?



# Multiple Supplies for Low-Power Logic




Given 200 mV swings  
on long interconnects,

Line receivers provide  
0.1 mA/ $\mu$ m output  
with 0.1  $\mu$ A/ $\mu$ m leakage

Line drivers, and logic gates provide  
3 mA/ $\mu$ m output  
with 0.1  $\mu$ A/ $\mu$ m leakage





Is cost in added die area acceptable ?



**(backup slides follow)**

# Record III-V MOS

S. Lee et al., VLSI 2014




# Vertical FETs ????

---

Can have a smaller footprint.


No clue how to make it !

III-V nanowire growth: much too big



3D→shorter wires→less capacitance→less  $CV^2$

---




All three have same drive current, same gate width

Tall fin, "4-D": smaller footprint → shorter wires



# Minimum Dielectric Thickness & Gate Leakage

**Thin dielectrics are leaky**


Transmission Probability  $P \approx \exp(-2\alpha T_{\text{barrier}})$ , where  $\alpha \approx \hbar^{-1} \sqrt{2m^* E_{\text{barrier}}}$



**High- $\epsilon_r$  materials have lower barriers**



→ 0.5-0.7 nm minimum EOT  
constrains on-current  
electrostatics degrades with scaling  
→ fins, nanowires





# Quick check: scaling limits

NEMO ballistic simulations

finFET: 5 nm physical gate length.


Channel: <100> Si, 0.5, 1, or 2nm thick    dielectric:  $\varepsilon_r=12.7$ , 0.5 or 0.7 nm EOT




Given EOT limits, ~1.5-2nm body is acceptable.

Source-drain tunneling often dominates leakage.



# TEM images of $L_g \sim 12$ nm devices





Cross-section




Top View




# $I_D$ - $V_G$ and $I_D$ - $V_D$ curves of 12nm $L_g$ FETs






$I_{off} \sim 1.3 \text{ nA}/\mu\text{m}$



$I_{on} \sim 1.1 \text{ mA}/\mu\text{m}$




# InP HBTs: 1.07 THz @200nm, ?? @ 130nm



# 130nm /1.1 THz InP HBT: ICs to 670 GHz


**614 GHz  
fundamental  
VCO**  
M. Seo, TSC / UCSB



**620 GHz, 20 dB gain amplifier**


M. Seo, TSC  
IMS 2013

also: 670GHz amplifier  
J. Hacker, TSC  
IMS 2013 (not shown)




**204 GHz static  
frequency divider  
(ECL master-slave  
latch)**

Z. Griffith, TSC  
CSIC 2010




**Integrated  
300/350GHz  
Receivers:  
LNA/Mixer/VCO**  
M. Seo TSC




**340 GHz  
dynamic  
frequency  
divider**

M. Seo, UCSB/TSC  
IMS 2010




**300 GHz  
fundamental  
PLL**

M. Seo, TSC  
IMS 2011




**220 GHz  
180 mW  
power  
amplifier**

T. Reed, UCSB  
CSICS 2013



**81 GHz  
470 mW  
power  
amplifier**

H-C Park UCSB  
IMS 2014



**600 GHz  
Integrated  
Transmitter  
PLL + Mixer**  
M. Seo TSC

