

# A High-Spurious-Harmonic-Rejection 32-53 GHz and 50-106 GHz Frequency Doubler using Digital Logic and DC Negative Feedback

Seong-Kyun Kim<sup>\*#</sup>, Arda Simsek<sup>\*</sup>,  
Miguel Urteaga<sup>#</sup>, Mark J.W. Rodwell<sup>\*</sup>


<sup>\*</sup>University of California at Santa Barbara, USA

<sup>#</sup>Teledyne Scientific and Imaging, USA




# mm-wave LO Generation

mm-wave systems for military systems and mobile wireless  
→ Require low-phase-noise mm-wave LO



Considerable phase noise  
-low-Q passive devices at mm-wave

Moderate tuning range





Lower phase noise  
- GHz-range PLL with high-Q devices

Wide tuning range

Spurious harmonics  
- generate out-of-band interference

# Problems of Conventional Design



## Limiter DC offsets

Spurious outputs at DC,  $2f_{in}, 4f_{in}, \dots$

→ spurious XOR outputs at  $f_{in}, 3f_{in}, 5f_{in}, \dots$

High-Q filters are required  
large die area  
poor out-of-band rejection


## Delay ≠ 90 degree

Spurious XOR outputs at DC,  $4f_{in}, \dots$

## CMOS digital logic

Cannot operate > 100 GHz


# THz HBTs → Digital logic at > 100 GHz



Teledyne 130 nm InP HBT  
1.1 THz  $f_{\max}$ .  
CE: 14.4 dB MSG @100 GHz  
CB: 18.5 dB MSG @100 GHz

*THz transistors enable a broadband frequency multiplier architecture using digital logic at > 100 GHz*

# Proposed Frequency Doubler



## DC offset feedback


Minimize dc offset of the ECL limiter output

## Delay feedback

The phase shifter (delay circuit) to 90 degree delay

→ *Suppress spurious harmonics*

# In/Output-stage: ECL-gate



## Input





Converts a sinusoidal input into a square-wave  
Input can be driven single-endedly  
Low input signal (-3 dbm) can drive

## Output

Driver 50 Ω output load

***ECL-gate can operate at > 100 GHz***



# DC-offset Cancellation





Node X  
 $Out$   
(Connected to  $In$ )

# Simulation results: Input 25 GHz



The second ECL-gate has 100 mV offset voltage



Each ECL-gate has 100 mV offset voltage






# Delay Control



Delay interpolator

Optimum operating range is limited by the tunable delay range  
XOR has same topology as the delay interpolator



# Delay Feedback & Operation



Input is connected to XOR outputs

Outputs are connected to Ctrl of the delay interpolator


# Layout & Chip Photo




Chip size:  $750 \times 990 \mu\text{m}^2$  (area encloses active devices:  $540 \times 280 \mu\text{m}^2$ )

Power consumption: 284 mA (32 – 53 GHz), 324 mA (60-100 GHz) @ 3.3 V

# Simulation: Time-domain



Input 15 GHz → Output 30 GHz




Input 25 GHz → Output 50 GHz

*\*single-ended simulation results*

Waveforms have 50 % output duty-cycle

The amplitude correspond to digital logic level in the design

# Simulation: Frequency-domain




2<sup>nd</sup> harmonic output power: -8 – -5 dBm

1<sup>st</sup> & 3<sup>rd</sup> harmonic rejection > 40 dBc

4<sup>th</sup> harmonic rejection > 30 dBc

# Doubler: 32 – 53 GHz Output




$2^{\text{nd}}$  harmonic output power: -5 – -8 dBm

$1^{\text{st}}$  &  $3^{\text{rd}}$  harmonics rejection > 30 dBc.

$4^{\text{th}}$  harmonic rejection > 18 dBc within the delay tuning range (16 – 26.5 GHz)


# Phase Noise Measurements



Input: 17.5 GHz, Output 35 GHz

Added phase noise: 6 – 7 dB (\*ideal multiplier:  $20\log(N)$ )

# Doubler: 60 – 100 GHz Output



$2^{\text{nd}}$  harmonic output power: -5 – -8 dBm

$1^{\text{st}}$  &  $3^{\text{rd}}$  harmonics rejection > 25 dBc.

4th harmonic rejection: similar behaviour as the lower frequency doubler

\*limited results at high frequency due to the available test equipment

# Performance of the proposed

	[4]	[5]	[6]	[7]	This work	This work
Technology	0.18 um SiGe BiCMOS	90 nm CMOS	0.2 um InP DHBT	0.13 um SiGe BiCMOS	0.13 um InP DHBT	0.13 um InP DHBT
Topology Input / Output	Differential Differential	Single Single	Differential Single	Single Single	Diff./Single Differential	Diff./Single Differential
Output BW (GHz)	36 – 80	42 – 90	DC – 100	27 – 41	32 – 53*	50 – 106*
Input Power (dBm)	-7 @ 66 GHz 1 @ 80 GHz	5	-5 @ 60 GHz	-15.5	-3 <sup>#</sup>	-3 <sup>#</sup>
Output Power (dBm)	1.7 @ 66 GHz -3.9 @ 80 GHz	-6 --3	-10 @ 60 GHz	1.3 – 4.3	-5 <sup>#</sup>	-5 – -8 <sup>#</sup>
Pdc (mW) @ V <sub>DC</sub>	137 @ 3.3	20 @ 1	730 @ -4.5	17-22 @ 2	937 @ -3.3	1069 @ -3.3
Fundamental Suppression (dB)	20 - 36	20 – 48	24 – 32	25.7 – 33	35	25
3rd order Suppression (dB)	N/A	N/A	N/A	N/A	35	29 <sup>+</sup>
4th order Suppression (dB)	N/A	> 14	N/A	N/A	>18	>15
Area (mm <sup>2</sup> )	0.27	0.33	2.24	0.34	0.74	0.74

Note that, to demonstrate the harmonic rejection performance of the present work, no output band-pass filter have been used. Filtering will improve harmonic rejection.

\* The doubler can work at higher input frequencies;

harmonic rejection at such input frequencies was not tested because of the available test equipment.

<sup>#</sup> Single-ended measurement results.

<sup>+</sup> Only up to 36 GHz input frequency range due to the available test equipment.

# High-Spurious-Harmonic Rejection Doubler

---

Broadband frequency doublers with 32 GHz to 53 GHz  
and 50 GHz to 106 GHz output frequencies

Output power: -5 – -8 dBm

DC offset and delay feedback loops suppress spurious harmonics

THz transistors enable digital logic can operate at > 100 GHz

We thank Teledyne Scientific & Imaging for IC fabrication

# Thank you



UNIVERSITY OF CALIFORNIA  
SANTA BARBARA



**TELEDYNE**  
SCIENTIFIC & IMAGING  
*Everywhereyoulook™*



The 48th European Microwave Conference



The 13th European Microwave Integrated Circuits Conference



The 15th European Radar Conference