

# Transistors for Fast Logic Circuits: What We Have Learned from InP-Based HBTs

Mark Rodwell  
University of California, Santa Barbara

rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax

Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah

## III-V's are much better than Silicon (?)

### InP: big transport advantages over Silicon

$5 \times 10^7$  vs.  $1 \times 10^7$  cm/sec collector electron velocity (measured)  
 $300 \Omega/\text{square}$  vs.  $\sim 10 \text{ k}\Omega/\text{square}$  base sheet resistance  
 3x larger breakdown at similar  $f_t$   
 shouldn't this lead to  $\sim 5 \times$  faster logic ICs ???

### This advantage is not being properly exploited

Silicon bipolars:

more aggressively **SCALED** (0.18 vs.  $1 \mu\text{m}$ )  
 more extrinsic **PARASITIC REDUCTION** (double poly process)  
 better designed for **LOGIC SPEED** (vs. figures-of-merit)


Should inform our efforts to build fast transistors in 6.1 Å system

Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah

InAlAs/InGaAs/InP materials  
advanced processes, scaling  
→ extreme parasitic reduction


## UCSB InP-HBT effort

UCSB  
ONR




Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah

## Logic Speed: III-V vs. Silicon



Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah


## State-of-art in HBTs, 2000: cutoff frequencies



InP HBTs today 2x faster,  
& more scalable: Johnson limit, 2x faster at 5x larger dimensions

Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah

## State-of-Art in HBTs, 2000: small-scale circuits



Si / SiGe has rough parity in logic with InP despite lower  $f_t$ ,  $f_{max}$   
**due to higher current density, better emitter contacts**

Si/SiGe has significantly slower amplifiers

Third Workshop on the Fabrication, Characterization, and Applications of 6.1 Å III-V Semiconductors, 31 July - 2 August 2001, Snowbird, Utah



## What do we need for fast logic ?

Gate Delay Determined by :

Depletion capacitance charging through the logic swing

$$\left( \frac{\Delta V_{LOGIC}}{I_C} \right) (C_{cb} + C_{be,depletion})$$

Depletion capacitance charging through the base resistance


$$R_{bb} (C_{cb} + C_{be,depletion})$$

Supplying base + collector stored charge through the base resistance

$$R_{bb} (\tau_b + \tau_c) \left( \frac{I_C}{\Delta V_{LOGIC}} \right)$$

The logic swing must be at least

$$\Delta V_{LOGIC} > 6 \left( \frac{kT}{q} + R_{ex} I_C \right)$$



Neither  $f_t$  nor  $f_{max}$  predicts digital speed

$C_{cb} \Delta V_{logic} / I_C$  is very important  
 → collector capacitance reduction is critical  
 → increased III-V current density is critical

$R_{ex}$  must be very low for low  $\Delta V_{logic}$  at high  $J_c$

InP:  $R_{bb}$ ,  $(\tau_b + \tau_c)$ , are already low, must remain so

## What HBT parameters determine logic speed ?

	Cje	Ccbx	Ccbi	$(\tau_b + \tau_c) (V/\Delta V)$	total
$\Delta V / I$	33.5%	6.7%	27.8%		68.4%
$\Delta V / I$				12.3%	12.3%
$(kT/q) I$	1.4%	0.1%	0.4%	0.5%	2.5%
$R_{ex}$	-1.3%	0.1%	0.3%	0.9%	0.1%
$R_{bb}$	10.2%		2.8%	3.7%	16.7%
total	43.8%	6.8%	31.3%	17.5%	100.0%
		38%			

Sorting Delays by capacitances :

44% charging  $C_{je}$ , 38% charging  $C_{cb}$ , only 18% charging  $C_{diff}$  (e.g.  $\tau_b + \tau_c$ )

Sorting Delays by resistances and transit times :

68% from  $\Delta V_{logic} / I_C$ , 12% from  $(\tau_b + \tau_c)$ , 17% from  $R_{bb}$

$R_{ex}$  has very strong indirect effect, as  $\Delta V_{logic} > 6 \bullet (kT/q + I_C R_{ex})$

Caveats:

assumes a specific UCSB InP HBT (0.7 um emitter, 1.2 um collector 3kÅ thick, 400 Å base, 1.5E5 A/cm<sup>2</sup>)  
 ignores interconnect capacitance and delay, which is very significant

## Why isn't base+collector transit time so important ?

Under Small-Signal Operation :

$$\delta Q_{base} = (\tau_b + \tau_c) \delta I_C = (\tau_b + \tau_c) \frac{dI_C}{dV_{be}} \delta V_{be} = \frac{(\tau_b + \tau_c) I_C}{kT/q} \delta V_{be}$$

Under Large-Signal Operation :


$$\Delta Q_{base} = (\tau_b + \tau_c) I_C = \frac{(\tau_b + \tau_c) I_{dc}}{\Delta V_{LOGIC}} \Delta V_{LOGIC}$$

Large-signal diffusion capacitance reduced by ratio of

$$\left( \frac{\Delta V_{LOGIC}}{kT/q} \right), \text{ which is } \sim 10:1$$


Depletion capacitances see no such reduction

## Scaling Laws, Collector Current Density, $C_{cb}$ charging time



Base Push-Out (Kirk Effect)

$$V_{cb} + \phi > +(J/v_{sat} - qN_d)(x_d^2 / 2\epsilon)$$



Collector Depletion Layer Collapse

$$V_{cb} + \phi > +(qN_d - J/v_{sat})(x_d^2 / 2\epsilon)$$

$$\Rightarrow J_{max} - J_{min} = 4\epsilon v_{sat} (V_{cb} + \phi) / x_d^2$$

$$C_{cb} \Delta V_{LOGIC} / I_C = (\epsilon A_{collector} / T_c) (\Delta V_{LOGIC} / I_C) = \frac{1}{2} \frac{\Delta V_{LOGIC}}{(V_{CB} + \phi)} \left( \frac{A_{collector}}{A_{emitter}} \right) \left( \frac{T_c}{2v_{sat}} \right)$$

Collector capacitance charging time is reduced by **thinning the collector** while increasing current

## High speed logic transistors are miniature power transistors

Devices must operate at very high current densities

... and must therefore withstand high junction temperatures  
 ... and good thermal conductivity is paramount

... high current densities require high collector fields  
 ... and device must be resistant to breakdown

## What determines logic-gate power ?

Supply Voltage :

$-V_{ee}$  must be  $\sim 2-3 \cdot V_{be}$

Gate Delay :

$$T_{gate} = R_L C_{wire} + \text{transistor terms} > R_L C_{wire}$$


Power :

$$P_{gate} = I_{DC} V_{EE} = (\Delta V_{LOGIC} / R_L) \cdot V_{EE}$$

Power - Delay Product :

$$P_{gate} T_{gate} = (\Delta V_{LOGIC} / R_L) \cdot V_{EE} \cdot T_{gate} > (\Delta V_{LOGIC} / R_L) \cdot V_{EE} \cdot R_L C_{wire}$$

$$P_{gate} T_{gate} > \Delta V_{LOGIC} \cdot V_{EE} \cdot C_{wire}$$



2:1 reduction in base bandgap

→ 2:1 reduction in power (?)

but, there are difficulties...

**If low  $V_{be}$  = low power, why is SiGe lower-power than InP ?**


**InP:**  $V_{be}=0.7\text{ V}$   
beats SiGe power for highest speeds only  
(fastest SiGe uses E<sup>2</sup>CL, increased  $V_{ce}$ )

**Si/SiGe:**  $V_{be}=0.9\text{ V}$   
lower power at moderate & lower speeds

**Why ?**

**Need small emitter area** (0.1-- 0.5  $\mu\text{m}^2$ ).  
low power = low current  
fast HBT = high current density  
→ big HBT = high power or low speed

**Need small wiring capacitance**  
short wires = low capacitance = low power  
small device footprint = short wires  
many wiring planes = short wires



$$P_{gate} T_{gate} > \Delta V_{LOGIC} \cdot V_{EE} \cdot C_{wire}$$

-Or-

3 mA HBT : 300 mV on 100  $\Omega$  line.

**Specific concerns with some 6.1 Å materials:**

**High power density → thermally-aggravated leakage**


**Low base bandgap + low bias voltage = large  $C_{cb}$  charging time**

$$\frac{C_{cb} \Delta V_{LOGIC}}{I_C} \approx \frac{\Delta V_{LOGIC}}{V_{CE}} \left( \frac{A_{coll}}{A_{em}} \right) \left( \frac{T_C}{4v_{sat}} \right)$$

$$V_{CE} = V_{BE} - \Delta V_{LOGIC}$$

$$= 360\text{ mV} - 250\text{ mV}$$

$$= 110\text{ mV}$$



**Low collector bandgap + high bias voltage = breakdown**


**DARPA ABCS** **Circuit design: HBT fast logic families** **RSC UCSB**

**CML Gate:**  
Fast  
emitter followers on lower level only  
(level-shifting)  
 $V_{cc} = 3V_{be} + 300\text{ mV}$   
 $I = 3I_{switched} = 3 \cdot \Delta V_{logic} / Z_o$  (approx.)

**ECL Gate:**  
Adds emitter followers on upper level  
Somewhat faster  
 $V_{cc} = 4V_{be} + 300\text{ mV}$   
 $I = 5I_{switched} = 5 \cdot \Delta V_{logic} / Z_o$  (approx.)

**E<sup>2</sup>CL Gate:**  
Double emitter followers driving both levels  
helps with  $f_T$ , higher  $V_{ce}$  for high J/C  
 $V_{cc} = 5V_{be} + 300\text{ mV}$   
 $I = 7I_{switched} = 7 \cdot \Delta V_{logic} / Z_o$  (approx.)

**Best to use CML for low power  
InAs-HBTs may need to be ECL**



**Opportunities for the 6.1 Å System**

**HBTs:** very very low contact resistivities  
*GaSb* perfect for P-type  
*InAs* perfect for N-type  
emitter resistivity is a major scaling problem  
low base contact resistivity → less lateral scaling needed  
low voltage operation (if low  $\Delta V_{logic}$ , high  $v_{sat}$ )

**HEMTs:**  
high  $n_s$ , high  $\mu$ : very low contact and access resistance  
very high velocity  
high  $f_T$  low noise (if leakage fixed).  
perhaps low voltage logic